View DS26504LNB2_8778572.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

1 of 129 rev: 072308 note: some revisions of this device may incor porate deviations from published specifications known as erra ta. multiple revisions of any device may be simultaneously available through various sales channel s. for information about device errata, click here: www.maxim-ic.com/errata . ds26504 t1/e1/j1/64kcc bits element design kit available general description the ds26504 is a building-integrated timing-supply (bits) clock-recovery element. it also functions as a basic t1/e1 transceiver. the receiver portion can recover a clock from t1, e1, 64khz composite clock (64kcc), and 6312khz synchronization timing interfaces. in t1 and e1 modes, the synchronization status message (ssm) can also be recovered. the transmit portion can directly interface to t1, e1, or 64kcc synchronization interfaces as well as source the ssm in t1 and e1 modes. the ds26504 can translate between any of the supported inbound synchronization clock rates to any supported outbound rate. the ds26504 can also accept an 8khz as well as a 19.44mhz reference clock. a separate output is provided to source a 6312khz clock. the device is controlled through a parallel, serial, or hardware controller port. applications bits timing rate conversion features accepts 8khz and 19.44mhz references in addition to t1, e1, and 64khz composite clock gr378 composite clock compliant g.703 2048khz synchronization interface compliant g.703 64khz option a & b centralized clock synchronization interface compliant g.703 64khz japanese composite clock synchronization interface compliant g.703 6312khz japanese synchronization interface compliant interfaces to standard t1/j1 (1.544mhz) and e1 (2.048mhz) interface to cmi-coded t1/j1 and e1 t1/e1 transmit payload clock output short- and long-haul line interface transmit and receive t1 boc ssm messages with receive message change of state and validation indication transmit and receive e1 sa(n) bit ssm messages with receive message change of state indication crystal-less jitter attenuator with bypass mode for t1 and e1 operation fully independent transmit and receive functionality internal software-selectable receive and transmit side termination for 75 ? /100 ? /110 ? /120 ? /133 ? monitor mode for bridging applications accepts 16.384mhz, 12.8mhz, 8.192mhz, 4.096mhz, 2.048mhz, or 1.544mhz master clock 64khz, 8khz, and 400hz outputs in composite clock mode 8-bit parallel control port, multiplexed or nonmultiplexed, intel or motorola serial (spi) control port and hardware control mode provides los, ais, and lof indications through hardware output pins fast transmitter output disable through device pin for protection switching ieee 1149.1 jtag boundary scan 3.3v supply with 5v tolerant inputs and outputs pin and software compatible with the ds26502 and ds26503 ordering information part temp range pin-package ds26504l 0c to +70c 64 lqfp ds26504ln -40c to +85c 64 lqfp www.maxim-ic.com downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 2 of 129 table of contents 1. features .......................................................................................................................7 1.1 g eneral .....................................................................................................................................7 1.2 l ine i nterface ...........................................................................................................................7 1.3 j itter a ttenuator (t1/e1 m odes o nly ) ..................................................................................7 1.4 f ramer /f ormatter ...................................................................................................................8 1.5 t est and d iagnostics ...............................................................................................................8 1.6 c ontrol p ort ............................................................................................................................8 2. specifications compliance ...................................................................................9 3. block diagrams .......................................................................................................11 4. pin function description .....................................................................................14 4.1 t ransmit pll ...........................................................................................................................14 4.2 t ransmit s ide ..........................................................................................................................14 4.3 r eceive s ide ............................................................................................................................15 4.4 c ontroller i nterface ............................................................................................................16 4.5 jtag ............................................................................................................................... ..........20 4.6 l ine i nterface .........................................................................................................................21 4.7 p ower ............................................................................................................................... .......21 5. pinout ...........................................................................................................................22 6. hardware controller interface ....................................................................25 6.1 t ransmit c lock s ource .........................................................................................................25 6.2 i nternal t ermination ..............................................................................................................25 6.3 l ine b uild -o ut .........................................................................................................................26 6.4 r eceiver o perating m odes ....................................................................................................27 6.5 t ransmitter o perating m odes ..............................................................................................27 6.6 mclk p re -s caler ...................................................................................................................28 6.7 p ayload c lock o utput ...........................................................................................................28 6.8 o ther h ardware c ontroller m ode f eatures ....................................................................29 7. processor interface ............................................................................................30 7.1 p arallel p ort f unctional d escription ................................................................................30 7.2 spi s erial p ort i nterface f unctional d escription ............................................................30 7.2.1 clock phase and polarity ..................................................................................................................... 30 7.2.2 bit order ............................................................................................................................... ................ 30 7.2.3 control byte ............................................................................................................................... .......... 30 7.2.4 burst mode ............................................................................................................................... ............ 30 7.2.5 register writes ............................................................................................................................... ...... 31 7.2.6 register reads ............................................................................................................................... ..... 31 7.3 r egister m ap ...........................................................................................................................32 7.3.1 power-up sequence ............................................................................................................................ 34 7.3.2 test reset register ............................................................................................................................. 34 7.3.3 mode configuration register ............................................................................................................... 35 7.4 i nterrupt h andling ................................................................................................................37 7.5 s tatus r egisters ....................................................................................................................37 7.6 i nformation r egisters ...........................................................................................................38 7.7 i nterrupt i nformation r egisters .........................................................................................39 downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 3 of 129 8. t1 framer/formatter control registers ....................................................40 8.1 t1 c ontrol r egisters ............................................................................................................40 9. e1 framer/formatter control registers ....................................................46 9.1 e1 c ontrol r egisters ...........................................................................................................46 9.2 e1 i nformation r egisters ......................................................................................................49 10. i/o pin configuration options ............................................................................53 11. t1 synchronization status message ..............................................................56 11.1 t1 b it -o riented c ode (boc) c ontroller ............................................................................56 11.2 t ransmit boc ..........................................................................................................................56 11.3 r eceive boc ............................................................................................................................57 12. e1 synchronization status message ..............................................................65 12.1 s a /s i b it a ccess b ased on crc4 m ultiframe ......................................................................65 12.1.1 sa bit change of state ......................................................................................................................... 66 12.2 a lternate s a /s i b it a ccess b ased on d ouble -f rame ..........................................................77 13. line interface unit (liu) ........................................................................................80 13.1 liu o peration ..........................................................................................................................81 13.2 liu r eceiver ............................................................................................................................81 13.2.1 receive level indicator ........................................................................................................................ 81 13.2.2 receive g.703 section 13 synchronization signal ............................................................................. 82 13.2.3 monitor mode ............................................................................................................................... ........ 82 13.3 liu t ransmitter ......................................................................................................................82 13.3.1 transmit short-circuit detector/limiter ................................................................................................ 83 13.3.2 transmit open-circuit detector ........................................................................................................... 83 13.3.3 transmit bpv error insertion ............................................................................................................... 83 13.3.4 transmit g.703 section 13 synchronization signal (e1 mode) ........................................................... 83 13.4 mclk p re -s caler ...................................................................................................................83 13.5 j itter a ttenuator ..................................................................................................................83 13.6 cmi (c ode m ark i nversion ) o ption .......................................................................................84 13.7 liu c ontrol r egisters ..........................................................................................................85 13.8 r ecommended c ircuits ...........................................................................................................93 13.9 c omponent s pecifications .....................................................................................................95 14. loopback configuration .....................................................................................99 15. 64khz synchronization interface ..................................................................100 15.1 r eceive 64 k h z s ynchronization i nterface o peration .....................................................100 15.2 t ransmit 64 k h z s ynchronization i nterface o peration ...................................................101 g.703 level a ............................................................................................................................... .................... 101 16. 6312khz synchronization interface ..............................................................102 16.1 r eceive 6312 k h z s ynchronization i nterface o peration .................................................102 16.2 t ransmit 6312 k h z s ynchronization i nterface o peration ...............................................102 17. jtag boundary scan archite cture and test access port .................103 17.1 i nstruction r egister ...........................................................................................................107 17.2 t est r egisters ......................................................................................................................108 17.3 b oundary s can r egister .....................................................................................................108 17.4 b ypass r egister ...................................................................................................................108 downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 4 of 129 17.5 i dentification r egister ........................................................................................................108 18. functional timing diagrams .............................................................................111 18.1 p rocessor i nterface ...........................................................................................................111 18.1.1 parallel port mode .............................................................................................................................. 1 11 18.1.2 spi serial port mode .......................................................................................................................... 111 19. operating parameters .......................................................................................114 20. ac timing paramet ers and diagrams ............................................................116 20.1 m ultiplexed b us ....................................................................................................................116 20.2 n onmultiplexed b us .............................................................................................................119 20.3 s erial b us ..............................................................................................................................1 22 20.4 r eceive s ide ac c haracteristics .......................................................................................124 20.5 t ransmit s ide ac c haracteristics .....................................................................................126 21. revision history ....................................................................................................128 22. package information ..........................................................................................129 22.1 64-p in lqfp (56-g4019-001) .................................................................................................129 downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 5 of 129 list of figures figure 3-1. block diagram ............................................................................................................................... .......... 11 figure 3-2. loopback mux di agram (t1/e1 modes only) ......................................................................................... 12 figure 3-3. transmit pll clock mux diagram .......................................................................................................... 12 figure 3-4. master clock pll diagram ..................................................................................................................... 13 figure 13-1. basic network connection .................................................................................................................... 80 figure 13-2. typical monitor application ................................................................................................................... 82 figure 13-3. cmi coding ............................................................................................................................... ............ 84 figure 13-4. software-selected te rmination, metallic protection ............................................................................. 93 figure 13-5. software-selected termination, longitudinal protection ...................................................................... 94 figure 13-6. e1 transmit pulse template ................................................................................................................. 96 figure 13-7. t1 transmit pulse template ................................................................................................................. 96 figure 13-8. jitter tolerance (t1 mode) .................................................................................................................... 97 figure 13-9. jitter tolerance (e1 mode) .................................................................................................................... 97 figure 13-10. jitter attenuation (t1 mode) ................................................................................................................ 98 figure 13-11. jitter attenuation (e1 mode) ............................................................................................................... 98 figure 15-1. 64khz composit e clock mode signal format .................................................................................... 100 figure 17-1. jtag functional block diagram ......................................................................................................... 103 figure 17-2. tap controller state diagram ............................................................................................................. 106 figure 18-1. spi serial port access , read mode, cpol = 0, cpha = 0 ............................................................... 111 figure 18-2. spi serial port access , read mode, cpol = 1, cpha = 0 ............................................................... 111 figure 18-3. spi serial port access , read mode, cpol = 0, cpha = 1 ............................................................... 111 figure 18-4. spi serial port access , read mode, cpol = 1, cpha = 1 ............................................................... 112 figure 18-5. spi serial port access , write mode, cpol = 0, cpha = 0 ............................................................... 112 figure 18-6. spi serial port access , write mode, cpol = 1, cpha = 0 ............................................................... 112 figure 18-7. spi serial port access , write mode, cpol = 0, cpha = 1 ............................................................... 113 figure 18-8. spi serial port access , write mode, cpol = 1, cpha = 1 ............................................................... 113 figure 20-1. intel bus read timi ng (bts = 0 / bis[1:0] = 00) ............................................................................... 117 figure 20-2. intel bus write ti ming (bts = 0 / bis[1:0] = 00) ................................................................................ 117 figure 20-3. motorola bus timi ng (bts = 1 / bis[1:0] = 00) ................................................................................... 118 figure 20-4. intel bus read ti ming (bts = 0 / bis[1:0] = 01) ................................................................................ 120 figure 20-5. intel bus write ti ming (bts = 0 / bis[1:0] = 01) ................................................................................ 120 figure 20-6. motorola bus read timing (bts = 1 / bis[1:0] = 01) ......................................................................... 121 figure 20-7. motorola bus write timing (bts = 1 / bis[1:0] = 01) ......................................................................... 121 figure 20-8. spi interface timing diagram, cpha = 0, bis[1:0] = 10 .................................................................... 123 figure 20-9. spi interface timing diagram, cpha = 1, bis[1:0] = 10 .................................................................... 123 figure 20-10. receive timingt1, e1, 64kcc mode ............................................................................................ 125 figure 20-11. transmit timingt1, e1, 64kcc mode ........................................................................................... 127 downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 6 of 129 list of tables table 2-1. t1-related telecommunications specifications ........................................................................................ 9 table 2-2. e1-related telecommunications specifications ...................................................................................... 10 table 5-1. lqfp pinout ............................................................................................................................... .............. 22 table 6-1. transmit clock source ............................................................................................................................. 25 table 6-2. internal termination ............................................................................................................................... ... 25 table 6-3. e1 line build-out ............................................................................................................................... ...... 26 table 6-4. t1 line build-out ............................................................................................................................... ....... 26 table 6-5. receive path operating mode ................................................................................................................. 27 table 6-6.transmit path operating mode ................................................................................................................. 27 table 6-7. mclk pre-scaler for t1 mode ................................................................................................................. 28 table 6-8. mclk pre-scaler for e1 mode ................................................................................................................. 28 table 6-9. other operational modes ......................................................................................................................... 29 table 7-1. port mode select ............................................................................................................................... ....... 30 table 7-2. register map sorted by address ............................................................................................................. 32 table 8-1. t1 alarm criterion ............................................................................................................................... ..... 45 table 9-1. e1 sync/resync criterion ......................................................................................................................... 47 table 9-2. e1 alarm criterion ............................................................................................................................... ..... 50 table 10-1. ts_8k_4 pin functions .......................................................................................................................... 54 table 10-2. rlof_cce pin functions ..................................................................................................................... 54 table 11-1. t1 ssm messages ............................................................................................................................... .. 56 table 12-1. e1 ssm messages ............................................................................................................................... .. 65 table 13-1. component list (software-selected termination, metallic protection) .................................................. 93 table 13-2. component list (software-sele cted termination, longitudinal protection) .......................................... 94 table 13-3. transformer specifications ..................................................................................................................... 95 table 15-1. specification of 64khz clock signal at input port ................................................................................ 100 table 15-2. specification of 64khz clock signal at output port ............................................................................. 101 table 16-1. specification of 6312 khz clock signal at input port ............................................................................ 102 table 16-2. specification of 6312khz clock signal ................................................................................................. 102 table 17-1. instru ction codes for ieee 1149.1 architecture ................................................................................... 107 table 17-2. id code structure ............................................................................................................................... .. 108 table 17-3. device id codes ............................................................................................................................... .... 108 table 17-4. boundary scan control bits ................................................................................................................. 109 table 19-1. thermal characteristics ........................................................................................................................ 114 table 19-2. theta-ja ( ja ) vs. airflow ...................................................................................................................... 114 table 19-3. recommended dc operating conditions ............................................................................................ 114 table 19-4. capacitance ............................................................................................................................... ........... 114 table 19-5. dc characteristics ............................................................................................................................... . 115 table 20-1. ac characteristics, multiplexed parallel port ....................................................................................... 116 table 20-2. ac characteristics, nonmultiplexed parallel port ................................................................................ 119 table 20-3. ac characteristics, serial bus ............................................................................................................. 122 table 20-4. receive side ac characteristics ......................................................................................................... 124 table 20-5. transmit side ac characteristics ........................................................................................................ 126 downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 7 of 129 1. features 1.1 general 64-pin, 10mm x 10mm lqfp package 3.3v supply with 5v tole rant inputs and outputs evaluation kits ieee 1149.1 jtag boundary scan driver source code available from the factory 1.2 line interface requires a single master clock (mclk) for e 1, t1, or j1 operation. master clock can be 2.048mhz, 4.096mhz, 8.192mhz, 12.8mhz ( available in cpu-interface mode only ), or 16.384mhz. option to use 1.544mhz, 3.088mhz, 6.176mhz, or 12.552mhz for t1-only operation. fully software configurable short- and long-haul applications automatic receive sensitivity adjustments ranges include 0db to -43db or 0db to -12db for e1 applications; 0db to -36db or 0db to -15db for t1 applications receive level indication in 2.5db steps from -42.5db to -2.5db internal receive termination option for 75 ? , 100 ? , 110 , 120 ? , and 133 ? lines monitor application gain settings of 20db, 26db, and 32db g.703 receive-synchronization signal mode flexible transmit-waveform generation t1 dsx-1 line build-outs e1 waveforms include g.703 waveshapes for both 75 ? coax and 120 ? twisted cables ais generation independent of loopbacks alternating ones a nd zeros generation square-wave output open-drain output option transmitter power-down transmitter 50ma short-circuit limiter with exceeded indication of current limit transmit open-circuit- detected indication 1.3 jitter attenuator (t1/e1 modes only) 32-bit or 128-bit crystal-less jitter attenuator requires only a 2.048mhz master clock for both e1 and t1 operation with the option to use 1.544mhz for t1 operation can be placed in either the rece ive or transmit path or disabled limit trip indication downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 8 of 129 1.4 framer/formatter fully independent transmit and receive functionality full receive and transmit path transparency t1 framing formats include d4 and esf detailed alarm and status reporti ng with optional interrupt support rcl, rlos, and rais alarms interrupt on change of state japanese j1 support includes: ? ability to calculate and check crc6 according to the japanese standard ? ability to generate yellow alarm according to the japanese standard 1.5 test and diagnostics remote and local loopback 1.6 control port 8-bit parallel or se rial control port multiplexed or nonmultiplexed buses intel or motorola formats supports polled or interrupt-driven environments software access to device id and silicon revision software-reset supported automatic clear on power-up flexible register space resets hardware reset pin downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 9 of 129 2. specifications compliance the ds26504 meets all applicable sect ions of the latest telecommuni cations specifications including those listed in the following tables. table 2-1. t1-related telecommunications specifications ansi t1.102: digital hierar chy electrical interface ansi t1.231: digital hierarchyClayer 1 in-service performance monitoring ansi t1.403: network and customer installa tion interfaceCds1 electrical interface tr62411 (ansi) digital hierarc hyCelectrical interfaces (ansi) digital hierarchyCf ormats specification (ansi) digital hierarchyClayer 1 in-service digital transmi ssion performance monitoring (ansi) network and customer installati on interfaces C ds1 el ectrical interface (at&t) requirements for interfacing digital terminal equipment to services employing the extended super frame format (at&t) high capacity digital serv ice channel interface specification (ttc) frame structures on primary and sec ondary hierarchical di gital interfaces (ttc) isdn primary rate user-netwo rk interface layer 1 specification downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 10 of 129 table 2-2. e1-related telecommunications specifications itut g.703 physical/electrica l characteristics of g.703 hier archical digital interfaces itut g.736 characteristics of synchronous di gital multiplex equipment operating at 2048kbps itut g.742 second-order digital multiplex equipment operating at 8448kbps itut g.772 itut g.775 itut g.823 the control of jitter and wander within digital networks, which are based on 2.048kbps hierarchy etsi 300 233 (itu) synchronous frame structures used at 1544, 6312k, 2048, 8488, and 44,736kbps hierarchical levels (itu) frame alignment and cyclic redundancy ch eck (crc) procedures relating to basic frame structures defined in recommendation g.704 (itu) characteristics of primary pcm mu ltiplex equipment operating at 2048kbps (itu) characteristics of a synchronous di gital multiplex equipment operating at 2048kbps (itu) loss of signal (los) and alarm indicati on signal (ais) defect de tection and clearance criterion (itu) the control of jitter a nd wander within digital networks which are based on the 2048kbps hierarchy (itu) primary rate user-network interface C layer 1 specification (itu) error performance measuring equipment operating at the primary rate and above (itu) in-service code violation monitors for digital systems (etsi) integrated services digita l network (isdn); primary rate user -network interface (uni); part 1/ layer 1 specification (etsi) transmission and multiplexing; physical/elect rical characteristics of hierarchical digital interfaces for equipment using the 2048kbps-based plesiochronous or synchronous digital hierarchies (etsi) integrated services digital network (isdn) ; access digital section for isdn primary rate (etsi) integrated services digital network (isdn); attachment requirements for terminal equipment to connect to an isdn using isdn primary rate access (etsi) business telecommunications (bt); open network provision (onp) t echnical requirements; 2048lkbps digital unstructured leased lines (d2048u) attachment require ments for terminal equipment interface (etsi) business teleco mmunications (btc); 2048kbps digital structured leased lines (d2048s); attachment requirements for terminal equipment interface (itu) synchronous frame structures used at 1544, 6312, 2048, 8488, and 44,736kbps hierarchical levels (itu) frame alignment and cyclic redundancy ch eck (crc) procedures relating to basic frame structures defined in recommendation g.704 downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 11 of 129 3. block diagrams figure 3-1. block diagram rx liu rx liu t1/e1 ssm framer 64kcc decoder clock - data tx liu t1/e1 ssm formatter 64kcc coder pll clock mux l o c a l l oo p b a ck m u x parallel/serial cpu i/f hardware controller rclk lof_cce rser rs_8k 400hz pll_out tclk tser ts_8k_4 + data rtip rring rlos rais ttip tring thze tposo tnego jitter attenuator can be assigned to receive or transmit path or disabled master clock mclk jtag port tstrst tclko tx clock - data + data ja enabled and in rx path ja enabled and in tx path ds26504 jtag port jtag port jtag port jtdo jtdi jtclk jtms jtrst bis1 bis0 ja enabled and in rx path r e m o t e l oo p b a ck m u x parallel, serial, or hardware controller ja clock downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 12 of 129 figure 3-2. loopback mux diagram (t1/e1 modes only) from rx liu to tx liu clock + data - data clock + data - data to rx framer from tx formatter rclk + data - data tx clock + data - data remote loopback (lbcr.4) local loopback (lbcr.3) jitter attenuator enabled and in rx path jitter attenuator enabled and in tx path figure 3-3. transmit pll clock mux diagram tx pll output = 8khz - 19.44mhz ja clock recovered clock pll_out pin tx clock tclk pin tpcr.2 tpcr.0 (tcss0) tpcr.1 (tcss1) tpcr.5 in sel out sel tpcr.3 tpcr.4 tpcr.6 tpcr.7 (hardware mode pin name) downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 13 of 129 figure 3-4. master clock pll diagram downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 14 of 129 4. pin function description 4.1 transmit pll name type function pll_out o transmit pll output. this pin can be selected to output the 1544khz, 2048khz, 64khz, or 6312khz output from the internal tx pll or the internal signal, tx clock. see figure 3-3 and figure 3-4 . tclk i transmit clock input. a 64khz, 1.544mhz, 2.048mhz, or 6312khz primary clock. may be selected by the tx pll mux to either directly drive the transmit section or be converted to one of the other rates prior to driving the transmit section. see figure 3-3 and figure 3-4 . 4.2 transmit side name type function tser i transmit serial data. source of transmit data samp led on the falling edge of tx clock (an internal signal). see figure 3-1 , figure 3-3 , and the transmit timing diagram ( figure 20-11 ). ts_8k_4 i/o tsync, 8khz sync, 400hz sync. see figure 3-1 and the transmit timing diagram ( figure 20-11 ). t1/e1 mode: in input mode, this pin is sampled on the falling edge of tx clock (an internal signal) and a pulse at this pin will establish either frame or multiframe boundaries for the transmit side. in output mode, this pin is updated on th e rising edge of tx clock (an internal signal) and can be programmed to output a frame or multiframe sync pulse useful for aligning data. 64kcc mode: in input mode, this pin is sa mpled on the falling edge of tx clock (an internal signal) and will establish the boundary for the 8khz portion of the composite clock or the 400hz boundary based on the setting of iocr1.3. in output mode, this pin is updated on th e rising edge of tx clock (an internal signal) and will indicate the 8khz or 400hz composite clock alignment. tclko o transmit clock output. buffered clock that is used to clock data through the transmit-side formatter (i.e., either tclk or rclk). payload mode: when payload mode is enabled, this pin outputs a gapped clock based on the signal selected for transmit clock. in t1 operation, the clock is gapped during the f-bit position. in e1 mode, the clock is gapped during time slots 0 and 16. tposo o transmit positive-data output. in t1 or e1 mode, updated on the rising edge of tclko with the bipolar data out of the transmit-side formatter. can be programmed to source nrz data via the output-data format (iocr1.0) control bit. in 64kcc or 6312khz mode this pin will be low. tnego o transmit negative-data output. in t1 or e1 mode, updated on the rising edge of tclko with the bipolar da ta out of the transmit-side formatter. in 64kcc or 6312khz mode this pin is low. downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 15 of 129 4.3 receive side name type function rclk o receive clock. recovered 1.544mhz (t1), 2.04 8mhz (e1), 6312 khz (g.703 synchronization interface), or 64khz (composite clock) clock. payload mode: when payload mode is enabled, this pin outputs a gapped clock based on the internal rclk. in t1 ope ration, the clock is gapped during the f- bit position. in e1 mode, the clock is gapped during time slots 0 and 16. rs_8k o receive sync/8khz clock t1/e1 mode: an extracted pulse, one rclk wide , is output at this pin that identifies either frame (iocr1.5 = 0) or multiframe (iocr1.5 = 1) boundaries. if set to output frame boundaries, then through iocr1.6, rs_8k can also be set to output double-wide pulses on signaling frames in t1 mode. 64kcc mode : this pin outputs the extracte d 8khz portion of the composite clock signal. 6312khz mode : this pin is in a high-impedance state. 400hz o 400hz clock output t1/e1 mode: this pin is in a high-impedance state. 64kcc mode: this pin outputs the 400hz clock if enabled. 6312khz mode: this pin is in a high-impedance state. rser o receive serial data t1/e1 mode: this is the received nrz serial data updated on the rising edges of rclk. 64kcc mode: this pin is in a high-impedance state. 6312khz mode: this pin is in a high-impedance state. rlof_cce o receive loss of frame or composite clock error. this output can be configured to be a loss-of-transmit cl ock indicator via iocr.4 when operating in t1 or e1 mode. t1/e1 mode: set when the receive synchr onizer is searching for frame alignment (rlof mode), or set when the signal at the tclk pin has not transitioned for approximately 15 periods of the scaled mclk (lotc mode). 64kcc mode: active high when errors are det ected in the 8khz clock or 400hz clock. 6312khz mode : this pin is in a high-impedance state. rlos o receive loss of signal t1 mode: high when 192 consecutive zeros detected. e1 mode: high when 255 consecutive zeros detected. 64kcc mode: high when consecutive zeros detected for a minimum of 120 s or the input signal falls below 0.3vp. 6312khz mode: high when consecutive zeros detected for a minimum of 60 s. downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 16 of 129 name type function rais o receive alarm indication signal t1 mode: toggles high when the receive blue alarm is detected. e1 mode: toggles high when the re ceive ais is detected. 64kcc mode: this pin is in a high-impedance state. 6312khz mode: this pin is in a high-impedance state. 4.4 controller interface name type function int / jacks0 i/o active-low interrupt/jitter attenuator clock select 0 int : flags host controller during events, al arms, and conditions defined in the status registers. activ e-low open-drain output. jacks0: hardware mode: jitter attenuator cl ock select 0. set this pin high for t1 mode operation when either a 2.048mhz, 4.096mhz, 8.192mhz, or 16.382mhz signal is applied at mclk. tmode1 i transmit mode select 1. in hardware mode (bis[1:0] = 11), this bit is used to configure the transmit operating mode. tmode2 i transmit mode select 2. in hardware mode (bis[1:0] = 11), this bit is used to configure the transmit operating mode. tstrst i three-state control and device reset. a dual-function pin. a zero-to-one transition issues a hardware reset to the ds26504 register se t. configuration register contents are set to the default state. leaving tstrst high three-states all output and i/o pins (i ncluding the parallel contro l port). set low for normal operation. useful for in-board level testing. bis[1:0] i bus interface mode select 1, 0. these bits select the processor interface mode of operation. bis[1:0] : 00 = parallel port mode (multiplexed) 01 = parallel port mode (nonmultiplexed) 10 = serial port mode 11 = hardware mode ad[7]/ ritd i/o data bus d[7] or address/data bus ad[7]/receive internal termination disable a[7]: in nonmultiplexed bus operation (bis[1:0] = 01), it serves as the data bus d[7]. ad[7]: in multiplexed bus operation (bis[1:0] = 00), it serves as the multiplexed address/data bus ad[7]. ritd: in hardware mode (bis[1:0] = 11), internal receive termination is disabled when ritd = 1. downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 17 of 129 name type function ad[6]/ titd i/o data bus d[6] or address/data bus ad[6]/transmit internal termination disable a[6]: in nonmultiplexed bus operation (bis[1:0] = 01), it serves as the data bus d[6]. ad[6]: in multiplexed bus operation (bis[1:0] = 00), it serves as the multiplexed address/data bus ad[6]. titd: in hardware mode (bis[1:0] = 11), internal transmit termination is disabled when titd = 1. ad[5]/ rmode1 i/o data bus d[5] or address/data bus ad[5]/receive framing mode select bit 1 a[5]: in nonmultiplexed bus operation (bis[1:0] = 01), it serves as the data bus d[5]. ad[5]: in multiplexed bus operation (bis[1:0] = 00), it serves as the multiplexed address/data bus ad[5]. rmode1: in hardware mode (bis[1:0] = 11), it selects the receive side operating mode. ad[4]/ rmode0 i/o data bus d[4] or address/data bus ad[4]/receive framing mode select bit 0 a[4]: in nonmultiplexed bus operation (bis[1:0] = 01), it serves as the data bus d[4]. ad[4]: in multiplexed bus operation (bis[1:0] = 00), it serves as the multiplexed address/data bus ad[4]. rmode0: in hardware mode (bis[1:0] = 11), it selects the receive side operating mode. ad[3]/ tsm i/o data bus d[3] or address/data bus ad[3]/ts_8k_4 mode select a[3]: in nonmultiplexed bus operation (bis[1:0] = 01), it serves as the data bus d[3]. ad[3]: in multiplexed bus operation (bis[1:0] = 00), it serves as the multiplexed address/data bus ad[3]. tsm : in hardware mode (bis[1:0] = 11), this pin selects the function of ts_8k_4. see the register descriptions for more detailed information. ad[2]/ rsm/sclk i/o data bus d[2] or address/data bu s ad[2]/rs_8k mode select/serial clock a[2]: in nonmultiplexed bus operation (bis[1:0] = 01), it serves as the data bus d[2]. ad[2]: in multiplexed bus operation (bis[1:0] = 00), it serves as the multiplexed address/data bus ad[2]. rsm: in hardware mode (bis[1:0] = 11), this pin selects the function of rs_8k. see the register descriptio ns for more detailed information. sclk: in serial port mode, this pin is the serial clock input. downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 18 of 129 name type function ad[1]/ rmode3/ mosi i/o data bus d[1] or address/data bu s ad[1]/receive mode select 3/master out-slave in a[1]: in nonmultiplexed bus operation (bis[1:0] = 01), it serves as the data bus d[1]. ad[1]: in multiplexed bus operation (bis[1:0] = 00), it serves as the multiplexed address/data bus ad[1]. rmode3: in hardware mode (bis[1:0] = 11), this pin selects the receive side operating mode. mosi: serial data input called master out-slave in fo r clarity of data transfer direction. ad[0]/ tcss0/ miso i/o data bus d[0] or address/data bus ad[0]/transmit clock source select 0/master in-slave out a[0]: in nonmultiplexed bus operation (bis[1:0] = 01), it serves as the data bus d[0]. ad[0]: in multiplexed bus operation (bis[1:0] = 00), it serves as the multiplexed address/data bus ad[0]. tcss0: transmit clock source select 0. miso (output): in serial bus mode (bis[1:0] = 10 ), this pin serves as the serial data output master in-slave out. tcss1 i transmit clock source select 1 a6/ mps0 i address bus bit a[6]/mclk prescale select 0 a6: in nonmultiplexed bus operation (bis[1:0] = 01), this pin serves as a[6]. in multiplexed bus operation (bis[1:0] = 00) , these pins are not used and should be tied low. mps0: in hardware mode (bis[1:0] = 11), mc lk prescale select is used to set the prescale value for the pll. a5/cpol/ tmode0 i address bus bit a[5]/serial port cl ock polarity select/transmit mode select 0 a5: in nonmultiplexed bus operation (bis[1:0] = 01), this pin serves as a[5]. in multiplexed bus operation (bis[1:0] = 00) , these pins are not used and should be tied low. cpol: in serial port mode (bis[1:0] = 10), this pin selects the serial port clock polarity. see the functional timing diagra ms for the serial port interface. tmode0: in hardware mode (bis[1:0] = 11), this pin is used to configure the transmit operating mode. downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 19 of 129 name type function a4/cpha/ l2 i address bus bit a[4]/serial port cl ock phase select/line build-out select 2 a4: in nonmultiplexed bus operation (bis[1:0] = 01), this pin serves as a[4]. in multiplexed bus operation (bis[1:0] = 00) , these pins are not used and should be tied low. cpha: in serial port mode (bis[1:0] = 10) , this pin selects the serial port clock phase. see the functional timing diagrams for the serial port interface. l2: in hardware mode (bis[1:0] = 11), this pin selects the line build-out value. a3/ l1 i address bus bit a[3]/line build-out select 1 a3: in nonmultiplexed bus operation (bis[1:0] = 01), this pin serves as a[3]. in multiplexed bus operation (bis[1:0] = 00) , these pins are not used and should be tied low. l1: in hardware mode (bis[1:0] = 11), this pin selects the line build-out value. a2/ l0 i address bus bit a[2]/line build-out select 0 a2: in nonmultiplexed bus operation (bis[1:0] = 01), this pin serves as a[2]. in multiplexed bus operation (bis[1:0] = 00) , these pins are not used and should be tied low. l0: in hardware mode (bis[1:0] = 11), this pin selects the line build-out value. a1/ tais i address bus bit a[1]/transmit ais a1: in nonmultiplexed bus operation (bis[1:0] = 01), this pin serves as a[1]. in multiplexed bus operation (bis[1:0] = 00) , these pins are not used and should be tied low. tais: when set to 0 and in t1/e1 operati ng modes, the transmitter transmits an ais pattern. set to 1 for normal operation. tais (64kcc): when set = 0 and in any 64kcc mode, the device transmits an all-ones signal without bpvs. when set = 1, normal 64kcc transmission is enabled. a0/ e1ts i address bus bit a[0]/e1 termination select a0: in nonmultiplexed bus operation (bis[1:0] = 01), this pin serves as a[0]. in multiplexed bus operation (bis[1:0] = 00) , these pins are not used and should be tied low. e1ts: in hardware mode (bis[1:0] = 11), this pin selects the e1 internal termination value (0 = 75 , 1 = 120 ). bts/ hbe i bus type select/transmit and receive b8zs/hdb3 enable bts: strap high to select motorola bus tim ing; strap low to select intel bus timing. this pin controls the function of the rd ( ds ), ale (as), and wr (r/ w ) pins. if bts = 1, then these pins assume the function listed in parentheses (). hbe: in hardware mode (bis[1:0] = 11), this pin enables transmit and receive b8zs/hdb3 when in t1/e1 operating modes. downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 20 of 129 name type function rd ( ds )/ rmode2 i active-low read input-data stro be/receive mode select bit 2 rd ( ds ): ds is active high when bis[1:0] = 01. see the bus timing diagrams. rmode2: in hardware mode (bis[1:0] = 11), this pin selects the receive side operating mode. cs / rlb i active-low chip select/r emote loopback enable cs : this active-low signal must be low to read or write to the device. this signal is used for both the parallel port and the serial port modes. rlb: in hardware mode (bis[1:0] = 11), when high, remote loopback is enabled. this function is only valid when the transmit side and receive side are in the same operating mode. ale (as)/ a7/mps1 i address latch enable (address st robe)/address bus bit 7/mclk prescale select 1 ale (as): in multiplexed bus operation (bis[1:0] = 00), this pin serves to demultiplex the bus on a positive-going edge. a7: in nonmultiplexed bus operation (bis[1:0] = 01), this pin serves as a[7]. mps1: in hardware mode (bis[1:0] = 11), mclk prescale select is used to set the prescale value for the pll. wr (r/ w )/ tmode3 i active-low write input (read/wr ite)/transmit mode select 3 wr : in processor mode, this pin is the active-low write signal. tmode3: in hardware mode, this pin se lects the transmit-side operating mode. 4.5 jtag name type function jtclk i jtag clock. this clock input is typically a low frequency (less than 10mhz) 50% duty cycle clock signal. jtms i jtag mode select (with pullup). this input signal is used to control the jtag controller state machine and is sampled on the rising edge of jtclk. jtdi i jtag data input (with pullup). this input signal is us ed to input data into the register that is enabled by the jtag controller state machine and is sampled on the rising edge of jtclk. jtdo o jtag data output. this output signal is the output of an internal scan shift register enabled by the jtag controlle r state machine and is updated on the falling edge of jtclk. the pin is in the high-impedance mode when a register is not selected or when the jtrst signal is high. the pin goes into and exits the high-impedance mode after the falling edge of jtclk. jtrst i active-low jtag reset. this input forces the jtag controller logic into the reset state and forces the jtdo pin into high impedance when low. this pin should be low while power is applied and set high after the power is stable. the pin can be driven high or low for normal operation, but must be high for jtag operation. downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 21 of 129 4.6 line interface name type function mclk i master clock input. a (50ppm) clock source. this clock is used internally for both clock/data recovery and the jitter attenuator for both t1 and e1 modes. a quartz crystal can be applied across mc lk and xtald rather than the clock source. the clock rate can be 16.384mhz, 8.192mhz, 4.096mhz, or 2.048mhz. when using the ds26504 in t1-only operation, a 1.544mhz (50ppm) clock source can be used. rtip i receive tip. analog input for clock recovery ci rcuitry. this pi n connects via a 1:1 transformer to the network. see the line interface unit section for details. rring i receive ring. analog input for clock recovery circuitry. this pin connects via a 1:1 transformer to the network. see the line interface unit section for details. ttip o transmit tip. analog line-driver output. this pin connects via a 1:2 step-up transformer to the network. see the line interface unit section for details. tring o transmit ring. analog line-driver output. this pin connects via a 1:2 step-up transformer to the network. see the line interface unit section for details. thze i transmit high-impedance enable. when high, ttip and tring will be placed into a high-impedance state. 4.7 power name type function dvdd digital positive supply. 3.3v 5%. should be tied to the rvdd and tvdd pins. rvdd receive analog positive supply. 3.3v 5%. should be tied to the dvdd and tvdd pins. tvdd transmit analog positive supply. 3.3v 5%. should be tied to the dvdd and rvdd pins. dvss digital signal ground. 0.0v. should be tied to the rvss and tvss pins. rvss receive analog signal ground. 0.0v. should be tied to the dvss and tvss pins. tvss transmit analog signal ground. 0.0v. should be tied to the dvss and rvss pins. downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 22 of 129 5. pinout table 5-1. lqfp pinout mode pin type parallel port serial port hardware function 1 i/o ad2 sclk rsm parallel port mode: address/data bus bit 2 serial port mode: serial clock hardware mode: rs_8k mode select 2 i/o ad3 tsm parallel port mode: address/data bus bit 3 serial port mode: unused, should be connected to v ss . hardware mode: ts_8k_4 mode select 3 i/o ad4 rmode0 parallel port mode: address/data bus bit 4 serial port mode: unused, should be connected to v ss . hardware mode: receive mode select 0 4 i/o ad5 rmode1 parallel port mode: address/data bus bit 5 serial port mode: unused, should be connected to v ss . hardware mode: receive mode select 1 5 i/o ad6 titd parallel port mode: address/data bus bit 6 serial port mode: unused, should be connected to v ss . hardware mode: transmit internal termination disable 6 i/o ad7 ritd parallel port mode: address/data bus bit 7 serial port mode: unused, should be connected to v ss . hardware mode: receive internal termination disable 7, 24, 58 i dvdd dvdd dvdd di gital positive supply 8, 22, 56 i dvss dvss dvss digita l signal ground 9 i a0 e1ts parallel port mode: address bus bit 0 serial port mode: unused, should be connected to v ss . hardware mode: e1 internal termination select 10 i a1 tais parallel port mode: address bus bit 1 serial port mode: unused, should be connected to v ss . hardware mode: transmit ais 11 i a2 l0 parallel port mode: address bus bit 2 serial port mode: unused, should be connected to v ss . hardware mode: line build-out select 0 12 i a3 l1 parallel port mode: address bus bit 3 serial port mode: unused, should be connected to v ss . hardware mode: line build-out select 1 13 i a4 cpha l2 parallel port mode: address bus bit 4 serial port mode: serial port clock phase select hardware mode: line build-out select 2 14 i a5 cpol tmode0 parallel port mode: address bus bit 5 serial port mode: serial po rt clock polarity select hardware mode: transmit mode select 0 15 i a6 mps0 parallel port mode: address bus bit 6 serial port mode: unused, should be connected to v ss . hardware mode: mclk prescaler select 0 16 i ale (as)/a7 mps1 parallel port mode: address latch enable/address bus bit 7 serial port mode: unused, should be connected to v ss . hardware mode: mclk prescaler select 1 17 i tclk tclk tclk external transmit clock input downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 23 of 129 mode pin type parallel port serial port hardware function 18 o tclko tclko tclko transmit clock output 19 o tnego tnego tnego transmit negative-data output 20 o tposo tposo tp oso transmit positive-data output 21 i tser tser tser tr ansmit serial data 23 i/o ts_8k_4 ts_8k_4 ts_8k_4 t1/e1 mode: transmit frame/multiframe sync 64kcc mode: transmit 8khz or 400hz sync 25 o rclk rclk rclk receive clock 26 o rs_8k rs_8k rs_8k t1/e1 mode: receive frame/multiframe boundary 64kcc mode: receive 8khz output 27 o 400hz 400hz 400hz 400hz output in composite clock mode 28 o rser rser rser receive serial data 29 o rais rais rais receive alarm indication signal 30 o rlof_cce rlof_cce rlof_cce receive loss of frame_composite clock error 31 i tcss1 parallel port mode: unused, should be connected to v ss . serial port mode: unused, should be connected to v ss . hardware mode: transmit clock source select 1 32 o rlos rlos rlos receive loss of signal 33 i jtms jtms jtms ieee 1149.1 test mode select 34 i jtclk jtclk jtclk ieee 1149.1 test clock signal 35 i jtrst jtrst jtrst ieee 1149.1 test reset 36 i jtdi jtdi jtdi ieee 1149.1 test data input 37 o jtdo jtdo jtdo ieee 11 49.1 test data output 38 i rvdd rvdd rvdd receive analog pos itive supply 39 i tstrst tstrst tstrst test/reset 40, 43, 45 i rvss rvss rvss receive analog signal ground 41 i rtip rtip rtip receive analog tip input 42 i rring rring rring receive analog ring input 44 i mclk mclk mclk master clock input 46 i/o int int jacks0 parallel port mode: interrupt serial port mode: interrupt hardware mode: jitter attenuator clock select 0 47 o pll_out pll_out pll_out transm it pll (tx pll) clock output 48 i tmode2 parallel port mode: unused, should be connected to v ss . serial port mode: unused, should be connected to v ss . hardware mode: transmit mode select 2 49 i tmode1 parallel port mode: unused, should be connected to v ss . serial port mode: unused, should be connected to v ss . hardware mode: transmit mode select 1 50 i thze thze thze transmit high-impedance enable 51 o ttip ttip ttip transmit analog tip output 52 i tvss tvss tvss transmit analog signal ground 53 i tvdd tvdd tvdd transm it analog positive supply 54 o tring tring tring transmit analog ring output 55 i bts hbe parallel port mode: bus type select (motorola/intel) serial port mode: unused, should be connected to v ss . hardware mode: receive and transmit hdb3/b8zs enable 57 i bis0 bis0 bis0 bus interface select mode 0 downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 24 of 129 mode pin type parallel port serial port hardware function 59 i bis1 bis1 bis1 bus interface select mode 1 60 i cs cs rlb parallel port mode: chip select (active low) serial port mode: chip select (active low) hardware mode: remote loopback enable 61 i rd ( ds ) rmode2 parallel port mode: read input (data strobe), active low serial port mode: unused, should be connected to v ss . hardware mode: receive mode select 2 62 i wr (r/ w ) tmode3 parallel port mode: write input (read/write), active low serial port mode: unused, should be connected to v ss . hardware mode: transmit mode select 3 63 i/o ad0 miso tcss0 parallel port mode: address/data bus bit 0 serial port mode: serial data out (master in-slave out) hardware mode: transmit clock source select 0 64 i/o ad1 mosi rmode3 parallel port mode: address/data bus bit 1 serial port mode: serial data in (master out-slave in) hardware mode: receive mode select 3 downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 25 of 129 6. hardware contro ller interface in hardware controller mode, the para llel and serial port pins are reconf igured to provide direct access to certain functions in the port. only a subset of the devices functionality is available in hardware mode. each register descriptio n throughout the data sheet indicates the functions that may be controlled in hardware mode and several alarm indicators that ar e available in both hardware and processor mode. also indicated are the fixed states of the f unctions not controllable in hardware mode. 6.1 transmit clock source refer to figure 3-3 . in hardware controller mode, the input to the tx pll is always tclk pin. tx clock is selected by the tcss0 and tcss1 pins, as shown in table 6-1 . the pll_out pin is always the same signal as select for tx clock. if the us er wants to slave the transmitter to the recovered clock, then the rclk pin must be tied to the tclk pin externally. table 6-1. transmit clock source tcss1 pin 31 tcss0 pin 63 transmit clock source 0 0 the tclk pin is the source of transmit clock. 0 1 the pll_clk is the source of transmit clock. 1 0 the scaled signal present at mclk as the transmit clock. 1 1 the signal present at rclk is the transmit clock. 6.2 internal termination in hardware controller mode, the in ternal termination is automatically set according to the receive or transmit mode selected. it can be disabled via the titd and ritd pins. if internal termination is enabled in e1 mode, the e1ts pin is use to select 75 or 120 termination. the e1ts pin applies to both transmit and receive. table 6-2. internal termination pin function titd pin 5 transmit internal termination disable. disables the internal transmit termination. the internal transmit termination value is dependent on the state of the tmodex pins. 0 = internal transmit termination enabled 1 = internal transmit termination disabled ritd pin 6 receive internal termination disable. disables the internal receive termination. the internal receive termination value is de pendent on the state of the rmodex pins. 0 = internal receive termination enabled 1 = internal receive termination disabled e1ts pin 9 e1 termination select. selects 120 or 75 internal termination when one of the e1 modes is selected and internal termination is enabled. if e1 is se lected for both transmit and receive, then both terminations will be the same. 0 = 75 1 = 120 downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 26 of 129 6.3 line build-out table 6-3. e1 line build-out l2 pin 13 l1 pin 12 l0 pin 11 application n (note 1) return loss rt (note 1) 0 0 0 75 ? normal 1:2 n.m. 0 0 0 1 120 ? normal 1:2 n.m. 0 1 0 0 75 ? with high return loss (note 2) 1:2 21db 6.2 ? 1 0 1 120 ? with high return loss (note 2) 1:2 21db 11.6 ? 1 1 0 75 normal + enable transmit and receive gapped clock 1:2 n.m 0 1 1 1 120 normal + enable transmit and receive gapped clock 1:2 n.m 0 table 6-4. t1 line build-out l2 pin 13 l1 pin 12 l0 pin 11 application n (note 1) return loss rt (note 1) 0 0 0 dsx-1 (0 to 133 feet)/0db csu 1:2 n.m. 0 0 0 1 dsx-1 (133 to 266 feet) 1:2 n.m. 0 0 1 0 dsx-1 (266 to 399 feet) 1:2 n.m. 0 0 1 1 dsx-1 (399 to 533 feet) 1:2 n.m. 0 1 0 0 dsx-1 (533 to 655 feet) 1:2 n.m. 0 1 0 1 reserved 1 1 0 reserved 1 1 1 dsx-1 (0 to 133ft)/0db csu + enable transmit and receive gapped clock 1:2 n.m. 0 n.m. = not meaningful note 1: transformer turns ratio. note 2: ttd pin must be connected high in this mode. downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 27 of 129 6.4 receiver operating modes table 6-5. receive path operating mode rmode3 pin 64 rmode2 pin 61 rmode1 pin 4 rmode0 pin 3 receive path operating mode 0 0 0 0 t1 d4 framing mode 0 0 0 1 t1 esf framing mode 0 0 1 0 j1 d4 framing mode 0 0 1 1 j1 esf framing mode 0 1 0 0 e1 fas framing mode 0 1 0 1 e1 cas framing mode 0 1 1 0 e1 crc4 framing mode 0 1 1 1 e1 cas and crc4 framing mode 1 0 0 0 e1 g.703 2048khz synchronization interface mode 1 0 0 1 64khz + 8khz synchronization interface mode 1 0 1 0 64khz + 8khz + 400hz synchronization interface mode 1 0 1 1 6312khz synchronization interface mode 1 1 0 0 gr378 64khz composite clock 1 1 0 1 g.703 level b 64khz + 8khz synchronization interface 1 1 1 0 reserved 1 1 1 1 reserved 6.5 transmitter operating modes table 6-6.transmit path operating mode tmode3 pin 62 tmode2 pin 48 tmode1 pin 49 tmode0 pin 14 transmit path operating mode 0 0 0 0 t1 d4 framing mode 0 0 0 1 t1 esf framing mode 0 0 1 0 j1 d4 framing mode 0 0 1 1 j1 esf framing mode 0 1 0 0 e1 fas framing mode 0 1 0 1 e1 cas framing mode 0 1 1 0 e1 crc4 framing mode 0 1 1 1 e1 cas and crc4 1 0 0 0 e1 g.703 2048 khz synchronization interface mode 1 0 0 1 64khz + 8khz synchronization interface mode 1 0 1 0 64khz + 8khz + 400hz synchronization interface mode 1 0 1 1 6312khz synchronization interface mode 1 1 0 0 gr378 64khz composite clock 1 1 0 1 g.703 level b 64khz + 8khz synchronization interface 1 1 1 0 reserved 1 1 1 1 reserved downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 28 of 129 6.6 mclk pre-scaler table 6-7. mclk pre-scaler for t1 mode mps1 pin 16 mps0 pin 15 jacks0 pin 46 mclk (mhz) 0 0 0 1.544 0 1 0 3.088 1 0 0 6.176 1 1 0 12.352 0 0 1 2.048 0 1 1 4.096 1 0 1 8.192 1 1 1 16.384 table 6-8. mclk pre-scaler for e1 mode mps1 pin 16 mps0 pin 15 jacks0 pin 46 mclk (mhz) 0 0 0 2.048 0 1 0 4.096 1 0 0 8.192 1 1 0 16.384 6.7 payload clock output the tclko and rclk pins can output a clock with the f-bit (t1) or the ts0 and ts16 (e1) bit position gapped out. this function is only available in t1 or e1 mode. this is useful in basic transceiver applications where a payload or demand clock is needed. in hardware mode , the payload clock output is selected by the l0, l1, and l2 line build-out pins. in hardware mode, this function is only available in certain build-out modes. see the li ne build-out tables in section 6.3 for selecting the payload clock mode. downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 29 of 129 6.8 other hardware controller mode features table 6-9. other operational modes pin description rsm pin 1 rs_8k mode select: selects frame or multiframe pulse at rs_8k pin. 0 = frame mode 1 = multiframe mode tsm pin 2 ts_8k_4 mode select: in t1 or e1 operation, selects frame or multiframe mode for the ts_8k_4 pin. 0 = frame mode 1 = multiframe mode rlb pin 60 remote loopback enable: in this loopback, data input to the framer portion of the ds26504 will be transmitted back to the transm it portion of the liu. data will continue to pass through the receive side framer of the ds26504 as it would normally and the data from the transmit side formatter will be ignored. 0 = loopback disabled 1 = loopback enabled tais pin 10 transmit ais. in t1, e1, and j1 modes, this pin transmits an unframed all-ones pattern. 0 = transmit ais alarm 1 = normal transmission in any 64kcc mode, this pin transmits all ones without any sub-rate encoding (no bpvs). 0 = transmit all-ones pattern without bpvs (sub-rates) 1 = normal transmission hbe pin 55 receive and transmit hdb3/b8zs enable 0 = hdb3/b8zs disabled 1 = hdb3/b8zs enabled downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 30 of 129 7. processor interface the ds26504 is controlled via a nonmultiplexed (bis [1:0] = 01) or a multiplexed (bis[1:0] = 00) parallel bus. there is also a serial bus mode opti on, as well as a hardware mode of operation. the bus interface type is selected by bis1 and bis0 as shown in table 7-1 . table 7-1. port mode select bis1 bis0 port mode 0 0 parallel port mode (multiplexed) 0 1 parallel port mode (nonmultiplexed) 1 0 serial port mode (spi) 1 1 hardware mode 7.1 parallel port functional description in parallel mode, the ds26504 can operate with either intel or motorola bus timing configurations. if the bts pin is tied low, intel timing will be selected; if tied high, motorola timing will be selected. all motorola bus signals are listed in parent heses (). see the timing diagrams in the ac electrical characteristics section for more details. 7.2 spi serial port interface functional description a serial spi bus interface is selected when the bus select is 10 (bis[1:0] = 10). in this mode, a master/slave relationship is enab led on the serial port with three signal lines (sck, mosi, and miso) and a chip select ( cs ), with the ds26504 acting as th e slave. port read/write tim ing is not related to the system read/write timing, thus allowing asynchronous, half-duplex operation. see the ac electrical characteristics section for the ac timing charact eristics of the serial port. 7.2.1 clock phase and polarity clock phase and polarity are selected by the cpha a nd cpol pins. the slave device should always be configured to match the bus master. see the spi serial port mode section for detailed functional timing diagrams. 7.2.2 bit order the most significant bit (msb) of each byte is transmitted first. 7.2.3 control byte the bus master will transmit two control bytes followi ng a chip select to a slave device. the msb will be a r/ w bit (1 = read, 0 = write). the next 6 bits will be padded with zeros. the lsb of the first byte will be a[7]. the second control byte will be the address bits (a[6:0]) of the target register, followed by a burst bit in the lsb position (1 = burst, 0 = nonburst). 7.2.4 burst mode the last bit of the second control byte (lsb) is the bu rst mode bit. when the burs t bit is enabled (set to 1) and a read operation is performe d, the register address is automati cally incremented after the lsb of the previous byte read to the next register address. data will be available on the next clock edge following the lsb of the previous byte read. when the burst b it is enabled (set to 1) and a write operation is performed, the register address will be automatically incremented to the next byte boundary following the lsb of the previous register write, and 8 more data bits w ill be expected on the se rial bus. burst accesses downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 31 of 129 are terminated when cs is removed. if cs is removed before all 8 bits of the data are read, the remaining data will be lost. if cs is removed before all 8 bits of data are written to the part, no write access will occur and the target regi ster will not be updated. note: during a burst-read access, data must be fetched in ternally to the part as the lsb of the previous byte is transmitted out. if this pre-fetch read access occu rs to a clear-on-read register or a fifo register address, and the burst access is terminated without read ing this byte out of the port, the data will be lost and/or the register cleared. users should not term inate their burst read accesses at the address byte proceeding a clear-on-read register or a fifo register. data loss could occur due to the internal pre- fetch operation performed by the interface. 7.2.5 register writes the register write sequence is shown in the functional timing diagrams in section 18 . after a cs , the bus master transmits a write c ontrol byte containing the r/ w bit, the target register address, and the burst bit. these two control bytes will be foll owed by the data byte to be written. after the first data byte, if the burst bit is set, the ds26504 auto-i ncrements its address c ounter and writes each byte received to the next higher address location. after writing address ffh, the address counter rolls over to 00h and continues to auto-increment. 7.2.6 register reads the register read sequence is shown in section 18 . after a cs , the bus master transmits a read control byte containing the r/ w bit, the target register address, and the burst bit. after these two control bytes, the ds26504 responds with the requested data byte. after the first data byt e, if the burst bit is set, the ds26504 auto-increments its address counter and transm its the byte stored in the next higher address location. note the warning me ntioned above, as data loss could potenti ally occur due to the data pre-fetch that is required to suppor t this mode. after reading address ffh, the address coun ter rolls over to 00h and continues to auto-increment. downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 32 of 129 7.3 register map table 7-2. register map sorted by address address type register name register abbreviation 00 r/w test reset register tstrreg 01 r/w i/o configuration register 1 iocr1 02 r/w i/o configuration register 2 iocr2 03 r/w t1 receive control register 1 t1rcr1 04 r/w t1 receive control register 2 t1rcr2 05 r/w t1 transmit control register 1 t1tcr1 06 r/w t1 transmit control register 2 t1tcr2 07 r/w t1 common control register t1ccr 08 r/w mode configuration register mcreg 09 r/w transmit pll control register 1 tpcr 1 0a r/w transmit pll control register 2 0b reserved (note 1) 0c reserved (note 1) 0d reserved (note 1) 0e reserved (note 1) 0f reserved (note 1) 10 r device identification register idr 11 r information register 1 info1 12 r information register 2 info2 13 r interrupt information register iir 14 r status register 1 sr1 15 r/w interrupt mask register 1 imr1 16 r status register 2 sr2 17 r/w interrupt mask register 2 imr2 18 r status register 3 sr3 19 r/w interrupt mask register 3 imr3 1a r status register 4 sr4 1b r/w interrupt mask register 4 imr4 1c r information register 3 info3 1d r/w e1 receive control register e1rcr 1e r/w e1 transmit control register e1tcr 1f r/w boc control register bocc 20 r/w loopback control register lbcr 21 r status register 5 sr5 22 r/w internal mask register 5 imr5 23-2f reserved (note 1) 30 r/w line interface control 1 lic1 31 r/w line interface control 2 lic2 32 r/w line interface control 3 lic3 33 r/w line interface control 4 lic4 34 r/w transmit line build-out control tlbc 35-3f reserved (note 1) 40 r/w transmit align frame register taf 41 r/w transmit non-align frame register tnaf downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 33 of 129 address type register name register abbreviation 42 r/w transmit si align frame tsiaf 43 r/w transmit si non-align frame tsinaf 44 r/w transmit remote alarm bits tra 45 r/w transmit sa4 bits tsa4 46 r/w transmit sa5 bits tsa5 47 r/w transmit sa6 bits tsa6 48 r/w transmit sa7 bits tsa7 49 r/w transmit sa8 bits tsa8 4a r/w transmit sa bit control register tsacr 4b-4f reserved (note 1) 50 r receive fdl register rfdl 51 r/w transmit fdl register tfdl 52 r/w receive facility data link match register 1 rfdlm1 53 r/w receive facility data link match register 2 rfdlm2 54-55 reserved (note 1) 56 r receive align frame register raf 57 r receive non-align frame register rnaf 58 r receive si align frame rsiaf 59 r receive si non-align frame rsinaf 5a r receive remote alarm bits rra 5b r receive sa4 bits rsa4 5c r receive sa5 bits rsa5 5d r receive sa6 bits rsa6 5e r receive sa7 bits rsa7 5f r receive sa8 bits rsa8 60-ef reserved (note 1) f0 r/w test register 1 test1 (note 2) f1 r/w test register 2 test2 (note 2) f2 r/w test register 3 test3 (note 2) f3 r/w test register 4 test4 (note 2) f4 r/w test register 5 test5 (note 2) f5 r/w test register 6 test6 (note 2) f6 r/w test register 7 test7 (note 2) f7 r/w test register 8 test8 (note 2) f8 r/w test register 9 test9 (note 2) f9 r/w test register 10 test10 (note 2) fa r/w test register 11 test11 (note 2) fb r/w test register 12 test12 (note 2) fc r/w test register 13 test13 (note 2) fd r/w test register 14 test14 (note 2) fe r/w test register 15 test15 (note 2) ff r/w test register 16 test16 (note 2) note 1: register reserved for future use and must remain = 0. note 2: test1 to test16 registers are used only by the factory and must remain = 0. downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 34 of 129 7.3.1 power-up sequence the ds26504 contains an on-chip power- up reset function that automatically clears the writ eable register space immediately after power is supp lied to the device. the user can issue a chip reset at any time. issuing a reset will disrupt signals flowing thro ugh the ds26504 until the device is reprogrammed. the reset can be issued through hardware using the ts trst pin or through software using the sftrst function in the master mode register. the lirst (lic 2.6) should be toggled from zero to one to reset the line interface circuitry. (it will take the ds26504 a bout 40ms to recover from the lirst bit being toggled.) 7.3.2 test reset register register name: tstrreg register description: test reset register register address: 00h bit # 7 6 5 4 3 2 1 0 name test1 test0 sftrst default 0 0 0 0 0 0 0 0 hw mode x x x x x x x x bit 0: software-issued reset (sftrst). a zero-to-one transition cause s the register space in the ds26504 to be cleared. a reset clears all configuration and status registers. the bit automatically clears itself when the reset has completed. bits 1, 2, 3, 6, 7: unused, must be set = 0 for proper operation. bits 4 and 5: test mode bits (test0 and test1). test modes are used to force the output pins of the ds26504 into known states. this can facilitate the checkout of assemblies during the manufacturing process and also be used to isolate devices fro m shared buses. test1 test0 effect on output pins 0 0 operate normally 0 1 force all output pins into three-state (including all i/o pins and parallel port pins) 1 0 force all output pins low (including all i/o pins except parallel port pins) 1 1 force all output pins high (including all i/o pins except parallel port pins) downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 35 of 129 7.3.3 mode confi guration register register name: mcreg register description: mode configuration register register address: 08h bit # 7 6 5 4 3 2 1 0 name tmode3 tmode2 tmode1 tmode0 rmode3 rmode2 rmode1 rmode0 default 0 0 0 0 0 0 0 0 hw mode tmode3 pin 62 tmode2 pin 48 tmode1 pin 49 tmode0 pin 14 rmode3 pin 64 rmode2 pin 61 rmode1 pin 4 rmode0 pin 3 bits 0 to 3: receive mode configuration (rmode[0:3]). used to select the operating mode of the receive path for the ds26504. rmode3 rmode2 rmode1 rmode0 receive path operating mode 0 0 0 0 t1 d4 framing mode 0 0 0 1 t1 esf framing mode 0 0 1 0 j1 d4 framing mode 0 0 1 1 j1 esf framing mode 0 1 0 0 e1 fas framing mode 0 1 0 1 e1 cas framing mode 0 1 1 0 e1 crc4 framing mode 0 1 1 1 e1 cas and crc4 framing mode 1 0 0 0 e1 g.703 2048 khz synchronization interface mode 1 0 0 1 64khz + 8khz synchronization interface mode 1 0 1 0 64khz + 8khz + 400hz synchronization interface mode 1 0 1 1 6312khz synchronization interface mode 1 1 0 0 gr378 64khz composite clock 1 1 0 1 g.703 level b 64khz + 8khz synchronization interface 1 1 1 0 reserved 1 1 1 1 reserved bits 4 to 7: transmit mode configuration (tmode[4:7]). used to select the operating mode of the transmit path for the ds26504. tmode3 tmode2 tmode1 tmode0 transmit path operating mode 0 0 0 0 t1 d4 framing mode 0 0 0 1 t1 esf framing mode ( note: in this mode, the tfse (t1tcr2.6) bit should be set = 0.) 0 0 1 0 j1 d4 framing mode 0 0 1 1 j1 esf framing mode 0 1 0 0 e1 fas framing mode 0 1 0 1 e1 cas framing mode 0 1 1 0 e1 crc4 framing mode 0 1 1 1 e1 cas and crc4 1 0 0 0 e1 g.703 2048 khz synchronization interface mode 1 0 0 1 64khz + 8khz synchronization interface mode 1 0 1 0 64khz + 8khz + 400hz synchronization interface mode 1 0 1 1 6312khz synchronization interface mode 1 1 0 0 gr378 64khz composite clock 1 1 0 1 g.703 level b 64khz + 8khz synchronization interface 1 1 1 0 reserved 1 1 1 1 reserved downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 36 of 129 register name: tpcr1 register description: transmit pll control register 1 register address: 09h bit # 7 6 5 4 3 2 1 0 name tpllofs1 tpllofs0 pllos tpllifs1 tpllifs0 tpllss tcss1 tcss0 default 0 0 0 0 0 0 0 0 hw mode 0 0 0 0 0 0 tcss1 pin 31 tcss0 pin 63 for more information on all the bits in the transmit pll control register, refer to figure 3-3 . bits 0 and 1: transmit clock (tx cl ock) source select (tcss[0:1]). these bits control the output of the tx pll clock mux function. see figure 3-3 . tcss1 tcss0 transmit clock (t x clock) source (see figure 3-3 ) 0 0 the tclk pin is the source of transmit clock. 0 1 the pll_clk is the source of transmit clock. 1 0 the scaled signal present at mclk as the transmit clock. 1 1 the signal present at rclk is the transmit clock. bit 2: transmit pll_clk source select (tpllss). selects the reference signal for the tx pll. 0 = use the recovered network clock. this is the same clock available at the rclk pin (output). 1 = use the externally provided clock present at the tclk pin. bit 3 and 4: transmit pll input frequency select (tpllifs[0:1]). these bits, along with tpllifs2 (tpcr2.0), are used to indicate the reference frequency being input to the tx pll. tpllifs2 (tpcr2.0) tpllifs1 tpllifs0 tx pll input frequency 0 0 0 1.544mhz 0 0 1 2.048mhz 0 1 0 64khz 0 1 1 6312khz 1 0 0 8khz 1 0 1 19.44mhz bit 5: pll_out select (pllos). this bit selects the source for the pll_out pin. see figure 3-3 . 0 = pll_out is sourced directly from the tx pll. 1 = pll_out is the output of the tx pll mux. bits 6 and 7: transmit pll output fr equency select (tpllofs[0:1]). these bits, along with tpllofs1 (tpcr2.1), are used to select the tx pll output frequency. tpllofs2 (tpcr2.1) tpllofs1 tpllofs0 tx pll output frequency 0 0 0 1.544mhz 0 0 1 2.048mhz 0 1 0 64khz 0 1 1 6312khz 1 0 0 8khz 1 0 1 19.44mhz downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 37 of 129 register name: tpcr2 register description: transmit pll control register 2 register address: 0ah bit # 7 6 5 4 3 2 1 0 name tpllofs2 tpllifs2 default 0 0 bit 0: transmit clock source select (tpllofs2). this bit, along with tpll ofs0 (tpcr1.7) and tpllofs1 (tpcr1.6), is used to indicate the reference frequency being input to the tx pll. see the table in tpcr 1 register description. bit 1: transmit clock source select (tpllifs2). this bit, along with tpllifs0 (t pcr1.4) and tpllifs1 (tpcr1.3), is used to the frequency being output from the tx pll. see the table in tpcr1 register description. bits 2 to 7: unused 7.4 interrupt handling various alarms, conditions, and events in the ds26504 can cause interrupts. for simplicity, these are all referred to as events in this explanation. all stat us registers can be programmed to produce interrupts. each status register has an associat ed interrupt mask regist er. for example, sr1 (sta tus register 1) has an interrupt control register called imr1 (interrupt mask register 1). status registers are the only sources of interrupts in the ds26504. on power-up, all writeable regi sters are automatically cl eared. because bits in the imrx registers must be set = 1 to allow a part icular event to cause an interrupt, no interrupts can occur until the host selects which events are to produc t interrupts. as there are potentially many sources of interrupts on the ds26504, several features are availa ble to help sort out and identify which event is causing an interrupt. when an interrupt occurs, the host should first r ead the iir register (interrupt information register) to identify which status regi ster(s) is producing the interrupt. once that is determined, the individual status re gister or registers can be examined to determine the exact source. once an interrupt has occurred, the interrupt handler routine should clear the imrx registers to stop further activity on the interrupt pin. after all interrupt s have been determined a nd processed, the interrupt hander routine should restore the state of the imrx registers. 7.5 status registers when a particular event or conditio n has occurred (or is still occurrin g in the case of conditions), the appropriate bit in a status register will be set to a one . all the status registers operate in a latched fashion, which means that if an event or condition occurs, a bit is set to a one. it remains set until the user reads that bit. an event bit is cleared wh en it is read and it is not set again until the event has occurred again. condition bits such as rlos remain set if the alarm is still present. the user always precedes a read of any of the status registers with a write. the byt e written to the register informs the ds26504 which bits the user wishes to read and have cleared. the user writes a byte to one of these registers, with a one in the bit positions he or sh e wishes to read, and a zero in the bit positions he or she does not wish to obtain the latest information on. when a one is written to a bit location, the read register is updated with the latest information. when a zero is written to a bit position, the read register is not updated and the previous value is held. a write to the status regi sters is immediately followed by a read of the same register. this wr ite-read scheme allows an external microcontroller or microprocessor to downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 38 of 129 individually poll certain bits withou t disturbing the other bits in the register. this operation is key in controlling the ds26504 with higher-order languages. status register bits are divided in to two groups: condition bits and event bits. condition bits are typically network conditions such as loss of fr ame or all-ones detect. event bits are typically markers such as the one-second timer. each status regist er bit is labeled as a condition or event bit. some of the status registers have bits for both the detection of a cond ition and the clearance of the condition. for example, sr2 has a bit that is set when th e device goes into a loss-of-frame stat e (sr2.0, a condition bit) and a bit that is set (sr2.4, an event bit) when the loss-of-frame condition clears (goes in sync). some of the status register bits (condition bits) do not have a separate bit for the c ondition clear event but rather the status bit can produce interrupts on both edges, setting, and cl earing. these bits are marked as double interrupt bits. an interrupt is produced when the condition occurs and when it clears. 7.6 information registers information registers operate the same as status registers except they cannot cause interrupts. info3 register is a read-only re gister and it reports the st atus of the e1 synchroni zer in real time. info3 information bits are not latched, and it is not necessary to precede a re ad of these bits with a write. downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 39 of 129 7.7 interrupt information registers the interrupt information registers (iirs) provide an indication of which status registers (sr1 to sr4) are generating an interrupt. when an interrupt occurs, the host can read iir to quickly identify which of the four status register s are causing the interrupt. register name: iir register description: interrupt information register register address: 13h bit # 7 6 5 4 3 2 1 0 name sr5 sr4 sr3 sr2 sr1 default 0 0 0 0 0 0 0 0 hw mode x x x x x x x x bit 0: status register 1 (sr1) 0 = status register 1 interrupt not active. 1 = status register 1 interrupt active. bit 1: status register 2 (sr2) 0 = status register 2 interrupt not active. 1 = status register 2 interrupt active. bit 2: status register 3 (sr3) 0 = status register 3 interrupt not active. 1 = status register 3 interrupt active. bit 3: status register 4 (sr4) 0 = status register 4 interrupt not active. 1 = status register 4 interrupt active. bit 4: status register 5 (sr5) 0 = status register 5 interrupt not active. 1 = status register 5 interrupt active. bits 5 to 7: unused downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 40 of 129 8. t1 framer/formatt er control registers the t1 framer portion of the ds26504 is configured vi a a set of five control registers. typically, the control registers are only accesse d when the system is first pow ered up. once the ds26504 has been initialized, the control registers only need to be accessed when there is a change in the system configuration. there are two receive control regi sters (t1rcr1 and t1rcr2), two transmit control registers (t1tcr1 and t1tcr2), and a common contro l register (t1ccr). each of these registers is described in this section. 8.1 t1 control registers register name: t1rcr1 register description: t1 receive control register 1 register address: 03h bit # 7 6 5 4 3 2 1 0 name arc oof1 oof2 syncc synct synce resync default 0 0 0 0 0 0 0 0 hw mode 0 0 0 0 0 0 0 0 bit 0: resynchronize (resync). when toggled from low to high, a resynchroni zation of the receive side framer is initiated. must be cleared and set again for a subsequent resync. bit 1: sync enable (synce) 0 = auto resync enabled 1 = auto resync disabled bit 2: sync time (synct) 0 = qualify 10 bits 1 = qualify 24 bits bit 3: sync criterion (syncc) in d4 framing mode: 0 = search for ft pattern, then search for fs pattern 1 = cross-couple ft and fs pattern in esf framing mode: 0 = search for fps pattern only 1 = search for fps and verify with crc6 bits 4 and 5: out-of-frame select bits (oof2, oof1) oof2 oof1 out-of-frame criterion 0 0 2/4 frame bits in error 0 1 2/5 frame bits in error 1 0 2/6 frame bits in error 1 1 2/6 frame bits in error bit 6: auto resync criterion (arc) 0 = resync on oof or rlos event 1 = resync on oof only bit 7: unused, must be set = 0 for proper operation. downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 41 of 129 register name: t1rcr2 register description: t1 receive control register 2 register address: 04h bit # 7 6 5 4 3 2 1 0 name rb8zs rjc rd4ym default 0 0 0 0 0 0 0 0 hw mode 0 0 hbe pin 55 0 0 0 0 0 bit 0: receive side d4 yellow alarm select (rd4ym) 0 = zeros in bit 2 of all channels 1 = a one in the s-bit position of frame 12 (j1 yellow alarm mode) bit 1: receive japanese crc6 enable (rjc) 0 = use ansi/at&t/itu crc6 calculation (normal operation) 1 = use japanese standard jtCg704 crc6 calculation bits 2, 3, 4, 6, 7: unused, must be set = 0 for proper operation. bit 5: receive b8zs enable (rb8zs) 0 = b8zs disabled 1 = b8zs enabled downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 42 of 129 register name: t1tcr1 register description: t1 transmit control register 1 register address: 05h bit # 7 6 5 4 3 2 1 0 name tjc tfpt tcpt tyel default 0 0 0 0 0 0 0 0 hw mode rmodex pins 0 0 0 0 0 0 0 bit 0:transmit yellow alarm (tyel) 0 = do not transmit yellow alarm 1 = transmit yellow alarm bits 1 to 4: unused, must be set = 0 for proper operation. bit 5: transmit crc pass-through (tcpt) 0 = source crc6 bits internally 1 = crc6 bits sampled at tser during f-bit time bit 6: transmit f-bit pass-through (tfpt) 0 = f bits sourced internally 1 = f bits sampled at tser bit 7: transmit japanese crc6 enable (tjc) 0 = use ansi/at&t/itu crc6 calculation (normal operation) 1 = use japanese standard jtCg704 crc6 calculation downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 43 of 129 register name: t1tcr2 register description: t1 transmit control register 2 register address: 06h bit # 7 6 5 4 3 2 1 0 name tb8zs tfse fbct2 fbct1 td4ym tb7zs default 0 1 0 0 0 0 0 0 hw mode hbe pin 55 1 0 0 0 0 0 0 bit 0: transmit-side bit 7 zero-suppression enable (tb7zs) 0 = no stuffing occurs 1 = bit 7 forced to a 1 in channels with all 0s bits 1 and 5: unused, must be set = 0 for proper operation. bit 2: transmit-side d4 yellow alarm select (td4ym) 0 = 0s in bit 2 of all channels 1 = a 1 in the s-bit position of frame 12 bit 3: f-bit corruption type 1 (fbct1). a low-to-high transition of this bit cau ses the next three consecutive ft (d4 framing mode) or fps (esf framing mode) bits to be corrupted causing the remote end to experience a loss of fram e (loss of synchronization). bit 4: f-bit corruption type 2 (fbct2). setting this bit high enables the corruption of one ft (d4 framing mode) or fps (esf framing mode) bit in every 128 ft or fps bits as long as the bit remains set. bit 6: transmit fs-bit insertion enable (tfse). only set this bit to a 1 in d4 framing applications. must be set to 1 to source the fs pattern from the tfdl register. in all other modes this bit must be set = 0. 0 = fs-bit insertion disabled 1 = fs-bit insertion enabled bit 7: transmit b8zs enable (tb8zs) 0 = b8zs disabled 1 = b8zs enabled downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 44 of 129 register name: t1ccr register description: t1 common control register register address: 07h bit # 7 6 5 4 3 2 1 0 name trai-ci tais-ci pde default 0 0 0 0 0 0 0 0 hw mode 0 0 0 0 0 0 0 0 bits 0, 2, 5, 6, 7: unused, must be set = 0 for proper operation. bit 1: pulse-density enforcer enable (pde). the framer always examines the tr ansmit and receive data streams for violations of these, which are required by ansi t1.403. no more than 15 consecutiv e zeros and at least n ones in each and every time window of 8 x (n + 1) bits, where n = 1 through 23. wh en this bit is set to one, the ds26504 forces the transmitted stream to meet this requirement no matter the content of the tr ansmitted stream. when running b8zs, this bit should be set to zero, as b8zs encoded data streams cannot violate the pulse-density requirements. 0 = disable transmit pulse-density enforcer 1 = enable transmit pulse-density enforcer bit 3: transmit ais-ci enable (tais-ci). setting this bit causes the ais-ci code to be transmitted from the framer to the liu, as defined in ansi t1.403. 0 = do not transmit the ais-ci code 1 = transmit the ais-ci code bit 4: transmit rai-ci enable (trai-ci). setting this bit causes the esf rai-ci code to be transmitted in the fdl bit position. 0 = do not transmit the esf rai-ci code 1 = transmit the esf rai-ci code downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 45 of 129 table 8-1. t1 alarm criterion alarm set criterion clear criterion blue alarm (ais) (note 1) over a 3ms window, five or fewer zeros are received over a 3ms window, six or more zeros are received d4 yellow alarm (rai) (t1rcr2.0 = 0) bit 2 of 256 consecutive channels is set to zero for at least 254 occurrences bit 2 of 256 consecutive channels is set to zero for less than 254 occurrences japanese yellow alarm (t1rcr2.0 = 1) 12 th framing bit is set to one for two consecutive occurrences 12 th framing bit is set to zero for two consecutive occurrences esf yellow alarm (rai) 16 consecutive patterns of 00ff appear in the fdl 14 or fewer patterns of 00ff hex out of 16 possible appear in the fdl red alarm (rlos) (also known as loss of signal) 192 consecutive zeros are received 14 or more ones out of 112 possible bit positions are received, starting with the first one received note 1: the definition of blue alarm (or alarm indi cation signal) is an unframed, all-ones sign al. blue alarm detect ors should be able to operate properly in the presence of a 10e-3 error rate, and they should not falsely trigger on a framed, all-ones signal. the b lue alarm criterion in the ds26504 has been se t to achieve this performance. downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 46 of 129 9. e1 framer/formatt er control registers the e1 framer portion of the ds26504 is configured via a set of two control registers. typically, the control registers are only accesse d when the system is first pow ered up. once the ds26504 has been initialized, the control registers only need to be accessed when there is a change in the system configuration. there is one receive control register (e1rcr) and one transmit control register (e1tcr). there are also two information register s and a status register, as well as an interrupt mask register. each of these registers is desc ribed in this section. 9.1 e1 control registers register name: e1rcr register description: e1 receive control register register address: 1dh bit # 7 6 5 4 3 2 1 0 name rlosa rhdb3 frc synce resync default 0 0 0 0 0 0 0 0 hw mode 0 0 hbe pin 55 0 0 0 0 0 bit 0: resync (resync). when toggled from low to high, a resync is initiated. must be cleared and set again for a subsequent resync. bit 1: sync enable (synce) 0 = auto resync enabled 1 = auto resync disabled bit 2: frame resync criterion (frc) 0 = resync if fas received in error three consecutive times 1 = resync if fas or bit 2 of non-fas is received in error three consecutive times bits 3, 4, 7: unused, must be set = 0 for proper operation. bit 5: receive hdb3 enable (rhdb3) 0 = hdb3 disabled 1 = hdb3 enabled bit 6: receive loss-of-signal alternate criterion (rlosa). defines the criterion for a r eceive loss-of-signal condition. 0 = rlos declared upon 255 consecutive zeros (125s) 1 = rlos declared upon 2048 consecutive zeros (1ms) downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 47 of 129 table 9-1. e1 sync/resync criterion frame or multiframe level sync criterion resync criterion itu spec. fas fas present in frame n and n + 2, and fas not present in frame n + 1 three consecutive incorrect fas received alternate: (e1rcr.2 = 1) the above criterion is met or three consecutive incorrect bit 2 of non-fas received g.706 4.1.1 4.1.2 crc4 two valid mf alignment words found within 8ms 915 or more crc4 code words out of 1000 received in error g.706 4.2 and 4.3.2 cas valid mf alignment word found and previous time slot 16 contains code other than all zeros two consecutive mf alignment words received in error g.732 5.2 downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 48 of 129 register name: e1tcr register description: e1 transmit control register register address: 1eh bit # 7 6 5 4 3 2 1 0 name tfpt ara tsis aebe tua1 thdb3 aais default 0 0 0 0 0 0 0 0 hw mode 0 0 0 0 0 0 hbe pin 55 0 bit 0: automatic ais generation (aais) 0 = disabled 1 = enabled bit 1: transmit hdb3 enable (thdb3) 0 = hdb3 disabled 1 = hdb3 enabled bit 2: transmit unframed all ones (tua1) 0 = transmit data normally 1 = transmit an unframed all-ones code to liu bit 3: automatic e-bit enable (aebe) 0 = e bits not automatically set in the transmit direction 1 = e bits automatically set in the transmit direction bit 4: transmit international bit select (tsis) 0 = sample si bits at tser pin 1 = source si bits from taf and tnaf registers (in this mode, e1tcr1.7 must be set to 0) bit 5: automatic remote alarm generation (ara) 0 = disabled 1 = enabled bit 6:unused, must be se t = 0 for proper operation. bit 7: transmit time slot 0 pass-through (tfpt) 0 = fas bits/sa bits/remote alarm sourced in ternally from the taf and tnaf registers 1 = fas bits/sa bits/remote alarm sourced from tser downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 49 of 129 9.2 e1 information registers register name: info2 register description: information register 2 register address: 12h bit # 7 6 5 4 3 2 1 0 name crcrc fasrc casrc default 0 0 0 0 0 0 0 0 hw mode x x x x x x x x bit 0: cas resync criterion met event (casrc). set when two consecutive cas mf alignment words are received in error. bit 1: fas resync criterion met event (fasrc). set when three consecutive fas words are received in error. bit 2: crc resync criterion met event (crcrc). set when 915/1000 codewords are received in error. bits 3 to 7: unused register name: info3 register description: information register 3 (real time) register address: 1ch bit # 7 6 5 4 3 2 1 0 name csc5 csc4 csc3 csc2 csc0 fassa cassa crc4sa default 0 0 0 0 0 0 0 0 hw mode x x x x x x x x bit 0: crc4 mf sync active (crc4sa). set while the synchronizer is searching for the crc4 mf alignment word. bit 1: cas mf sync active (cassa). set while the synchronizer is searching for the cas mf alignment word. bit 2: fas sync active (fassa). set while the synchronizer is searching for alignment at the fas level. bits 3 to 7: crc4 sync counter bits (csc0, csc2 to csc5). the crc4 sync counter increm ents each time the 8ms-crc4 multiframe search times out. the counter is cleared when the framer has successfu lly obtained synchronization at the crc4 level. the counter can also be cleared by disabling crc4 mode. this counter is usef ul for determining the amount of time the framer has been searching for synchronization at the crc4 level. itu g.706 suggests that if synchronization at the crc4 level cannot be obtained within 400ms, then the search should be abandoned and proper action taken. the crc4 sync counter will roll over. csc0 is the lsb of the 6-bit counter. ( note: the second lsb, csc1, is not accessible. csc1 is omitted to allow resolution to >400ms using 5 bits.) downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 50 of 129 table 9-2. e1 alarm criterion alarm set criterion clear criterion itu spec. rlof an rlof condition exists on power-up prior to initial synchronization, when a resync criterion has been met, or when a manual resync has been initiated via e1rcr.0 rlos 255 or 2048 consecutive zeros received as determined by e1rcr.0 in 255-bit times, at least 32 ones are received g.775/g.962 rra bit 3 of non-align frame set to one for three consecutive occasions bit 3 of non-align frame set to zero for three consecutive occasions o.162 2.1.4 rua1 fewer than three zeros in two frames (512 bits) more than two zeros in two frames (512 bits) o.162 1.6.1.2 rdma bit 6 of time slot 16 in frame 0 has been set for two consecutive multiframes v52lnk two out of three sa7 bits are zero g.965 register name: idr register description: device identification register register address: 10h bit # 7 6 5 4 3 2 1 0 name id7 id6 id5 id4 id3 id2 id1 id0 default 0 0 0 0 n n n n hw mode x x x x x x x x bits 0 to 3: chip revision bits (id0 to id3). the lower four bits of the idr are used to display the die revision of the chip. id0 is the lsb of a decimal code that represents the chip revision. bits 4 to 7: device id (id4 to id7). the upper four bits of the idr are used to display the ds26504 id. the ds26504 id is 0010. ds26502 = 0000 ds26503 = 0001 ds26504 = 0010 downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 51 of 129 register name: sr2 register description: status register 2 register address: 16h bit # 7 6 5 4 3 2 1 0 name ryelc raisc rlosc rlofc ryel rais rlos rlof default 0 0 0 0 0 0 0 0 hw mode x x x x x rais pin 29 rlos pin 32 lof pin 30 bit 0: receive loss-of-frame condition (rlof). set when the ds26504 is not synchr onized to the received data stream. bit 1: receive loss-of-s ignal condition (rlos). set when 255 (or 2048 if e1rcr.6 = 1) e1 mode or 192 t1 mode consecutive zeros have been detected. in 6312khz synchronization interface mode, this bit will be set when the signal received is out of range as defined by the g.703 appendix ii specification. bit 2: receive alarm indication signal (t1= blue alarm, e1= ai s) condition (rais). set when an unframed all-ones code is received. bit 3: receive yellow alarm condition (ryel) (t1 only). set when a yellow alarm is received. bit 4: receive loss-of-fra me clear event (rlofc). set when the framer achieves synchronization; will remain set until read. bit 5: receive loss-of-sig nal clear event (rlosc). set when loss-of-signal condition is no longer detected. bit 6: receive alarm indication signal clear event (raisc). set when the unframed all-ones condition is no longer detected. bit 7: receive yellow alarm cl ear event (ryelc) (t1 only). set when the yellow alarm condition is no longer detected . downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 52 of 129 register name: imr2 register description: interrupt mask register 2 register address: 17h bit # 7 6 5 4 3 2 1 0 name ryelc raisc rlosc rlofc ryel rais rlos rlof default 0 0 0 0 0 0 0 0 hw mode x x x x x x x x bit 0: receive loss-of-frame condition (rlof) 0 = interrupt masked 1 = interrupt enabledCinterrupts on rising edge only bit 1: receive loss-of-signal condition (rlos) 0 = interrupt masked 1 = interrupt enabledCinterrupts on rising edge only bit 2: receive alarm indicati on signal condition (rais) 0 = interrupt masked 1 = interrupt enabledCinterrupts on rising edge only bit 3: receive yellow alarm condition (ryel) 0 = interrupt masked 1 = interrupt enabledCinterrupts on rising edge only bit 4: receive loss-of-fra me clear event (rlofc) 0 = interrupt masked 1 = interrupt enabled bit 5: receive loss-of-signa l condition clear (rlosc) 0 = interrupt masked 1 = interrupt enabled bit 6: receive alarm indication signal clear event (raisc) 0 = interrupt masked 1 = interrupt enabled bit 7: receive yellow alarm clear event (ryelc) 0 = interrupt masked 1 = interrupt enabled downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 53 of 129 10. i/o pin configuration options register name: iocr1 register description: i/o configuration register 1 register address: 01h bit # 7 6 5 4 3 2 1 0 name g703te rsms2 rsms1 rloff csm_tsdw tsm tsio odf default 0 0 0 0 0 0 0 0 hw mode 0 0 rsm pin 1 0 0 tsm pin 2 0 0 bit 0: output data format (odf) 0 = bipolar data at tpos and tneg 1 = nrz data at tpos; tneg = 0 bit 1: ts_8k_4 i/o select (tsio). this bit determines whether the ts_8k_4 pin is an input or and output. see table 10-1 . 0 = ts_8k_4 is an input 1 = ts_8k_4 is an output bit 2: ts_8k_4 mode select (tsm). in t1 or e1 operation, selects frame or multiframe mode for the ts_8k_4 pin. in 6312khz or 64kcc mode, this bit should be set = 0. see table 10-1 . 0 = frame mode 1 = multiframe mode bit 3: composite clock sync mode_transmi t signaling double-wide sync (csm_tsdw). in 64khz composite clock mode, this bit determines whether the ts_8k_4 pin is an 8khz or a 400hz reference input (ts_8k_4 pin in input mode, iocr1 = 0), or an 8khz or 400hz reference output (ts_8k_4 pin in output mode , iocr1 = 1). in t1 mode, setting this bit = 1 and setting tsio = 1 will cause the sync pulse output on ts_8k_4 to be two clocks wide during signaling frames. in e1 or 6312khz mode, this bit should be set = 0. see table 10-1 . 0 = (cc64k) 8khz reference, (t1) normal sync pulses 1 = (cc64k) 400hz reference, (t1) double-wide sync pulses during signaling frames bit 4: rlof_cce output function (rloff). in t1 or e1 receive mode, this bit determines the function of the rlof_cce pin. in 64kcc or 6312khz receive mode, this bit should be set = 0. 0 = receive loss of frame (rlof) 1 = loss-of-transmit clock (lotc) bit 5: rs_8k mode select 1(rsms1). in t1 or e1 receive mode, this bit selects a frame or multiframe output pulse at rs_8k pin. iocr.6 may be used to select other functions for the rs_8k pin. 0 = frame mode 1 = multiframe mode bit 6: rs_8k mode select 2 (rsms2). in t1 and e1 receive mode, this bit alon g with iocr.5 selects the function of the rs_8k pin. t1 mode: (when iocr.5 set = 0) 0 = do not pulse double-wide in signaling frames 1 = do pulse double-wide in signaling frames e1 mode: (when iocr.5 set = 1) 0 = rs_8k outputs cas multiframe boundaries 1 = rs_8k outputs crc4 multiframe boundaries bit 7: g.703 timing enable (g703te). setting this bit causes the 8khz and 400hz outputs to have timing relationships to the 64khz composite clock signal as specified in g.703. this bit allows backward compatibility with earlier devices in the ds2650x family. note: this applies to 64kcc modes only. 0 = legacy timing mode 1 = g.703 timing mode downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 54 of 129 table 10-1. ts_8k_4 pin functions transmit mode iocr1.3 iocr1.2 iocr1.1 ts_8k_4 function t1/e1 0 0 0 frame sync input t1/e1 0 0 1 frame sync output t1/e1 0 1 0 multiframe sync input t1/e1 0 1 1 multiframe sync output 64kcc 0 0 0 8khz input reference 64kcc 0 0 1 8khz output reference 64kcc 1 0 0 400hz input reference 64kcc 1 0 1 400hz output reference table 10-2. rlof_cce pin functions receive mode iocr1.4 rlof_cce pin function t1/e1 0 indicate loss of frame t1/e1 1 indicates loss-of-transmit clock 64kcc 0 indicates composite clock error downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 55 of 129 register name: iocr2 register description: i/o configuration register 2 register address: 02h bit # 7 6 5 4 3 2 1 0 name rclkinv tclkinv rs_8kinv ts_8k_4inv tpcoe rpcoe default 0 0 0 0 0 0 0 0 hw mode 0 0 0 0 0 0 0 0 bit 0: receive payload cloc k output enable (rpcoe). setting this bit enables a gapped receive clock at the rclk pin. in e1 mode, the clock is gapped during ts0 and ts16. in t1 mode, the clock is gapped during the f-b it. note: this function is only available in t1 or e1 mode. bit 1: transmit payload clock output enable (tpcoe). setting this bit enables a gapped transmit clock at the tclko pin. in e1 mode, the clock is gapped during ts0 and ts16. in t1 mode, the clock is gapped during the f-bit . note: this function is only available in t1 or e1 mode. bits 2 and 3: unused, must be set = 0 for proper operation. bit 4: ts_8k_4 invert (ts_8k_4inv) 0 = no inversion 1 = invert bit 5: rs_8k invert (rs_8kinv) 0 = no inversion 1 = invert bit 6: tclk invert (tclkinv) 0 = no inversion 1 = invert bit 7: rclk invert (rclkinv) 0 = no inversion 1 = invert downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 56 of 129 11. t1 synchronization status message the ds26504 has a boc controller to handle ssm services in t1 mode. table 11-1. t1 ssm messages quality level description boc code 1 stratum 1 traceable 0000010011111111 2 synchronized traceablity unknown 0000100011111111 3 stratum 2 traceable 0000110011111111 4 stratum 3 traceable 0001000011111111 5 sonet minimum clock traceable 0010001011111111 6 stratum 4 traceable 0010100011111111 7 do not use for synchronization 0011000011111111 user assignable reserved for networ k synchronization use 0100000011111111 11.1 t1 bit-oriented code (boc) controller the ds26504 contains a boc generator on the transmit si de and a boc detector on the receive side. the boc function is available only in t1 mode. in typical bits applica tions, the boc cont roller would be used to transmit and receive synchronization st atus messages in t1 mode over the data link. 11.2 transmit boc bits 0 through 5 in the tfdl register contain the boc or synchronization status message to be transmitted. setting bocc.0 = 1 causes the transmit bo c controller to immediately begin inserting the boc sequence into the fdl bit position. the transmit boc controller automati cally provides the abort sequence. boc messages will be transmitted as long as bocc.0 is set. tfse (t1tcr2.6) must be set = 0 when using the transmit boc function. to transmit a boc, use the following: 1) write 6-bit code into the tfdl register. 2) set sboc bit in bocc register = 1. downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 57 of 129 11.3 receive boc the receive boc function is enable d by setting bocc.4 = 1. the rfdl re gister will now operate as the receive boc message and information register. the lo wer six bits of the rfdl register (boc message bits) are preset to all ones. when the boc bits change state, the boc change of state indicator, sr3.0, alerts the host. the host then reads the rfdl register to get the boc message. a change of state occurs when either a new boc code has been present for time determined by the receive boc filter bits, rbf0 and rbf1, in the bocc register. to receive a boc, use the following: 1) set integration time via bocc.1 and bocc.2. 2) enable the receive boc function (bocc.4 = 1). 3) enable interrupt (imr3.0 = 1). 4) wait for interrupt to occur. 5) read the rfdl register. 6) the lower six bits of the rfdl register is the message. downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 58 of 129 register name: bocc register description: boc control register register address: 1fh bit # 7 6 5 4 3 2 1 0 name rboce rbr rbf1 rbf0 sboc default 0 0 0 0 0 0 0 0 hw mode 0 0 0 0 0 0 0 0 bit 0: send boc (sboc). set = 1 to transmit the boc code placed in bits 0 to 5 of the tfdl register. bits 1 and 2: receive boc filter bits (rbf0, rbf1). the boc filter sets the number of consecutive patterns that must be received without error prior to an indication of a valid message. rbf1 rbf0 consecutive boc codes for valid sequence identification 0 0 none 0 1 3 1 0 5 1 1 7 bit 3: receive boc reset (rbr). a zero-to-one transition resets the boc circu itry. must be cleared and set again for a subsequent reset. bit 4: receive boc enable (rboce). enables the receive boc function. the rf dl register reports the received boc code. 0 = receive boc function disabled 1 = receive boc function enabled. the rfdl register reports boc messages. bits 5, 6, 7: unused, must be set = 0 for proper operation. downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 59 of 129 register name: rfdl (rfdl register bit usage when bocc.4 = 1) register description: receive fdl register register address: 50h bit # 7 6 5 4 3 2 1 0 name rboc5 rboc4 rbo c3 rboc2 rboc1 rboc0 default 0 0 0 0 0 0 0 0 hw mode 0 0 0 0 0 0 0 0 bit 0: boc bit 0 (rboc0) bit 1: boc bit 1 (rboc1) bit 2: boc bit 2 (rboc2) bit 3: boc bit 3 (rboc3) bit 4: boc bit 4 (rboc4) bit 5: boc bit 5 (rboc5) bits 6 and 7: this bit position is unused when bocc.4 = 1. register name: rfdlm1, rfdlm2 register description: receive fdl match register 1, receive fdl match register 2 register address: 52h, 53h bit # 7 6 5 4 3 2 1 0 name rfdlm7 rfdlm6 rfdlm5 rfdlm4 rfdlm3 rfdlm2 rfdlm1 rfdlm0 default 0 0 0 0 0 0 0 0 hw mode 0 0 0 0 0 0 0 0 bit 0: receive fdl match bit 0 (rfdlm0). lsb of the fdl match code. bit 1: receive fdl match bit 1 (rfdlm1) bit 2: receive fdl match bit 2 (rfdlm2) bit 3: receive fdl match bit 3 (rfdlm3) bit 4: receive fdl match bit 4 (rfdlm4) bit 5: receive fdl match bit 5 (rfdlm5) bit 6: receive fdl match bit 6 (rfdlm6) bit 7: receive fdl match bit 7 (rfdlm7). msb of the fdl match code. downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 60 of 129 register name: sr3 register description: status register 3 register address: 18h bit # 7 6 5 4 3 2 1 0 name lotc bocc rfdlad rfdlf tfdle rmtch rboc default 0 0 0 0 0 0 0 0 hw mode x x x x x x x x bit 0: receive boc detector change-of-state event (rboc). set whenever the boc detector sees a change of state to a valid boc. the setting of this bit prompt s the user to read the rfdl register. bit 1: receive fdl match event (rmtch). set whenever the contents of the rfdl register matches rfdlm1 or rfdlm2. bit 2: tfdl register empty event (tfdle). set when the transmit fdl buffer (tfdl) empties. bit 3: rfdl register full event (rfdlf). set when the receive fdl buffer (rfdl) fills to capacity. bit 4: rfdl abort detect event (rfdlad). set when eight consecutive on es are received on the fdl. bit 5: boc clear event (bocc). set when 30 fdl bits occur without an abort sequence. bit 6: loss-of-transmit clock event (lotc). set when the signal at the tclk pin has not transitioned for approximately 15 periods of the scaled mclk. bit 7: unused downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 61 of 129 register name: imr3 register description: interrupt mask register 3 register address: 19h bit # 7 6 5 4 3 2 1 0 name lotc bocc rfdlad rfdlf tfdle rmtch rboc default 0 0 0 0 0 0 0 0 hw mode x x x x x x x x bit 0: receive boc detector change-of-state event (rboc) 0 = interrupt masked 1 = interrupt enabled bit 1: receive fdl match event (rmtch) 0 = interrupt masked 1 = interrupt enabled bit 2: tfdl register empty event (tfdle) 0 = interrupt masked 1 = interrupt enabled bit 3: rfdl register full event (rfdlf) 0 = interrupt masked 1 = interrupt enabled bit 4: rfdl abort detect event (rfdlad) 0 = interrupt masked 1 = interrupt enabled bit 5: boc clear event (bocc) 0 = interrupt masked 1 = interrupt enabled bit 6: loss-of-transmit clock event (lotc) 0 = interrupt masked 1 = interrupt enabled bit 7: unused, must be set = 0 for proper operation. downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 62 of 129 register name: sr4 register description: status register 4 register address: 1ah bit # 7 6 5 4 3 2 1 0 name rsa1 rsa0 tmf taf rmf rcmf raf default 0 0 0 0 0 0 0 0 hw mode x x x x x x x x bit 0: receive alig n frame event (raf). (e1 only) set every 250s at the beginning of align frames. used to alert the host that si and sa bits are availabl e in the raf and rnaf registers. bit 1: receive crc4 mu ltiframe event (rcmf). (e1 only) set on crc4 multiframe boundaries; will continue to be set every 2ms on an arbitrary boundary if crc4 is disabled. bit 2: receive multiframe event (rmf) e1 mode: set every 2ms (regardless if cas signaling is en abled or not) on receive multiframe boundaries. used to alert the host that signaling data is available. t1 mode: set every 1.5ms on d4 mf boundaries or every 3ms on esf mf boundaries. bit 3: transmit alig n frame event (taf). (e1 only) set every 250s at the beginning of align frames. used to alert the host that the taf and tnaf registers need to be updated. bit 4: transmit multiframe event (tmf) e1 mode: set every 2ms (regardless if crc4 is enabled) on transmit multiframe boundaries. used to alert the host that signaling data needs to be updated. t1 mode: set every 1.5ms on d4 mf boundaries or every 3ms on esf mf boundaries. bit 5: receive signaling all zeros ev ent (rsa0). (e1 only) set when over a full mf, time slot 16 contains all zeros. bit 6: receive signaling all ones event (rsa1). (e1 only) set when the contents of time slot 16 contains fewer than three zeros over 16 consecutive frames. this alarm is not disabled in the ccs signaling mode. bit 7: unused downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 63 of 129 register name: imr4 register description: interrupt mask register 4 register address: 1bh bit # 7 6 5 4 3 2 1 0 name rsa1 rsa0 tmf taf rmf rcmf raf default 0 0 0 0 0 0 0 0 hw mode x x x x x x x x bit 0: receive alig n frame event (raf) 0 = interrupt masked 1 = interrupt enabled bit 1: receive crc4 multiframe event (rcmf) 0 = interrupt masked 1 = interrupt enabled bit 2: receive multiframe event (rmf) 0 = interrupt masked 1 = interrupt enabled bit 3: transmit alig n frame event (taf) 0 = interrupt masked 1 = interrupt enabled bit 4: transmit multiframe event (tmf) 0 = interrupt masked 1 = interrupt enabled bit 5: receive signalin g all-zeros event (rsa0) 0 = interrupt masked 1 = interrupt enabled bit 6: receive signalin g all-ones event (rsa1) 0 = interrupt masked 1 = interrupt enabled bit 7: unused, must be set = 0 for proper operation. downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 64 of 129 register name: tfdl register description: transmit fdl register register address: 51h bit # 7 6 5 4 3 2 1 0 name tfdl7 tfdl6 tfdl5 tfdl4 tfdl3 tfdl2 tfdl1 tfdl0 default 0 0 0 0 0 0 0 0 hw mode 0 0 0 1 1 1 0 0 note: also used to insert fs fram ing pattern in d4 framing mode. the transmit fdl register (tfdl) contains th e fdl information that is to be inserted on a byte-basis into the outgoing t1 data stream. the lsb is transmitted first. bit 0: transmit fdl bit 0 (tfdl0). lsb of the transmit fdl code. bit 1: transmit fdl bit 1 (tfdl1) bit 2: transmit fdl bit 2 (tfdl2) bit 3: transmit fdl bit 3 (tfdl3) bit 4: transmit fdl bit 4 (tfdl4) bit 5: transmit fdl bit 5 (tfdl5) bit 6: transmit fdl bit 6 (tfdl6) bit 7: transmit fdl bit 7 (tfdl7). msb of the transmit fdl code. downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 65 of 129 12. e1 synchronization status message the ds26504 provides access to both the transmit and rece ive sa/si bits. in e1, the sa bits are used to transmit and receive the ssm. the primary method to access the sa (and si) bits is based on crc4 multiframe access. an alternate method is ba sed on double-frame access. the ds26504 provides an interrupt on a change of state fo r the sa-bit-based messages. table 12-1. e1 ssm messages quality level description sa bit message 0 quality unknown (existing sync network) 0000 1 reserved 0001 2 rec. g.811 (traceable to prs) 0010 3 reserved 0011 4 ssu-a (traceable to ssu type a, see g.812) 0100 5 reserved 0101 6 reserved 0110 7 reserved 0111 8 ssu-b (traceable to ssu type b, see g.812) 1000 9 reserved 1001 10 reserved 1010 11 synchronous equipment timing source 1011 12 reserved 1100 13 reserved 1101 14 reserved 1110 15 do not use for synchronization 1111 in e1 operation, ssms are transmitted using one of the sa bitssa4, sa5, sa6, sa7, or sa8. the ssm is transmitted msb first in the first frame of the multif rame. each multiframe will contain two ssms, one in each sub-multiframe. an ssm is declared valid when the message in three sub-multiframes are alike. 12.1 sa/si bit access based on crc4 multiframe on the receive side, there is a set of eight registers (rsiaf, rsinaf, rr a, rsa4 to rsa8) that report the si and sa bits as they are received. these regist ers are updated on crc4 multiframes. a bit in status register 4 (sr4.1) indicates the multiframe boundar y. the host can use the sr4.1 bit to know when to read these registers. the user has 2ms to retrieve the data before it is lost. the msb of each register is the first received. see the following register descriptions for more details. on the transmit side, there is also a set of eight re gisters (tsiaf, tsinaf, tra, tsa4 to tsa8) that, via the transmit sa bit control register (tsacr), can be programmed to insert both si and sa data. data is sampled from these registers with th e setting of the transmit multiframe bit in stat us register 2 (sr4.4). the host can use the sr4.4 bit to know when to update th ese registers. it has 2ms to update the data or else the old data will be retransmitted. the msb of each register is the first bit transmitted. see the following register descriptions for details. downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 66 of 129 12.1.1 sa bit change of state the ds26504 can provide an interrupt whenever one of the multiframe based sa bit patterns changes. using the sr5 and imr5 registers, the user can enab le interrupts on a change of state for sa4, sa5, sa6, sa7 and sa8 multiframe bit patterns. this function is useful for monitoring the sa6-based ssm message. register name: sr5 register description: status register 5 register address: 21h bit # 7 6 5 4 3 2 1 0 name sa8cos sa7cos sa6cos sa5cos sa4cos default 0 0 0 0 0 0 0 0 hw mode x x x x x x x x bit 0: sa4 change of state (sa4cos). set when any sa4 bit in the 16-frame multiframe has changed state. bit 1: sa5 change of state (sa5cos). set when any sa5 bit in the 16-frame multiframe has changed state. bit 2: sa6 change of state (sa6cos). set when any sa6 bit in the 16-frame multiframe has changed state. bit 3: sa7 change of state (sa7cos). set when any sa7 bit in the 16-frame multiframe has changed state. bit 4: sa8 change of state (sa8cos). set when any sa8 bit in the 16-frame multiframe has changed state. bits 5, 6, 7: unused downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 67 of 129 register name: imr5 register description: interrupt mask register 5 register address: 22h bit # 7 6 5 4 3 2 1 0 name sa8cos sa7cos sa6cos sa5cos sa4cos default 0 0 0 0 0 0 0 0 hw mode x x x x x x x x bit 0: sa4 change of state (sa4cos) 0 = interrupt masked 1 = interrupt enabled bit 1: sa5 change of state (sa5cos) 0 = interrupt masked 1 = interrupt enabled bit 2: sa6 change of state (sa6cos) 0 = interrupt masked 1 = interrupt enabled bit 3: sa7 change of state (sa7cos) 0 = interrupt masked 1 = interrupt enabled bit 4: sa8 change of state (sa8cos) 0 = interrupt masked 1 = interrupt enabled bits 5, 6, 7: unused, must be set = 0 for proper operation. downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 68 of 129 register name: rsiaf register description: receive si bits of the align frame register address: 58h bit # 7 6 5 4 3 2 1 0 name sif0 sif2 sif4 sif6 sif8 sif10 sif12 sif14 default 0 0 0 0 0 0 0 0 hw mode x x x x x x x x bit 0: si bit of frame 14(sif14) bit 1: si bit of frame 12(sif12) bit 2: si bit of frame 10(sif10) bit 3: si bit of frame 8(sif8) bit 4: si bit of frame 6(sif6) bit 5: si bit of frame 4(sif4) bit 6: si bit of frame 2(sif2) bit 7: si bit of frame 0(sif0) register name: rsinaf register description: receive si bits of the non-align frame register address: 59h bit # 7 6 5 4 3 2 1 0 name sif1 sif3 sif5 sif7 sif9 sif11 sif13 sif15 default 0 0 0 0 0 0 0 0 hw mode x x x x x x x x bit 0: si bit of frame 15(sif15) bit 1: si bit of frame 13(sif13) bit 2: si bit of frame 11(sif11) bit 3: si bit of frame 9(sif9) bit 4: si bit of frame 7(sif7) bit 5: si bit of frame 5(sif5) bit 6: si bit of frame 3(sif3) bit 7: si bit of frame 1(sif1) downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 69 of 129 register name: rra register description: receive remote alarm register address: 5ah bit # 7 6 5 4 3 2 1 0 name rraf1 rraf3 rraf5 rraf7 rraf9 rraf11 rraf13 rraf15 default 0 0 0 0 0 0 0 0 hw mode x x x x x x x x bit 0: remote alarm bit of frame 15(rraf15) bit 1: remote alarm bit of frame 13(rraf13) bit 2: remote alarm bit of frame 11(rraf11) bit 3: remote alarm bit of frame 9(rraf9) bit 4: remote alarm bit of frame 7(rraf7) bit 5: remote alarm bit of frame 5(rraf5) bit 6: remote alarm bit of frame 3(rraf3) bit 7: remote alarm bit of frame 1(rraf1) register name: rsa4 register description: receive sa4 bits register address: 5bh bit # 7 6 5 4 3 2 1 0 name rsa4f1 rsa4f3 rsa4f5 rsa4f7 rsa4f9 rsa4f11 rsa4f13 rsa4f15 default 0 0 0 0 0 0 0 0 hw mode x x x x x x x x bit 0: sa4 bit of frame 15(rsa4f15) bit 1: sa4 bit of frame 13(rsa4f13) bit 2: sa4 bit of frame 11(rsa4f11) bit 3: sa4 bit of frame 9(rsa4f9) bit 4: sa4 bit of frame 7(rsa4f7) bit 5: sa4 bit of frame 5(rsa4f5) bit 6: sa4 bit of frame 3(rsa4f3) bit 7: sa4 bit of frame 1(rsa4f1) downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 70 of 129 register name: rsa5 register description: receive sa5 bits register address: 5ch bit # 7 6 5 4 3 2 1 0 name rsa5f1 rsa5f3 rsa5f5 rsa5f7 rsa5f9 rsa5f11 rsa5f13 rsa5f15 default 0 0 0 0 0 0 0 0 hw mode x x x x x x x x bit 0: sa5 bit of frame 15(rsa5f15) bit 1: sa5 bit of frame 13(rsa5f13) bit 2: sa5 bit of frame 11(rsa5f11) bit 3: sa5 bit of frame 9(rsa5f9) bit 4: sa5 bit of frame 7(rsa5f7) bit 5: sa5 bit of frame 5(rsa5f5) bit 6: sa5 bit of frame 3(rsa5f3) bit 7: sa5 bit of frame 1(rsa5f1) register name: rsa6 register description: receive sa6 bits register address: 5dh bit # 7 6 5 4 3 2 1 0 name rsa6f1 rsa6f3 rsa6f5 rsa6f7 rsa6f9 rsa6f11 rsa6f13 rsa6f15 default 0 0 0 0 0 0 0 0 hw mode x x x x x x x x bit 0: sa6 bit of frame 15(rsa6f15) bit 1: sa6 bit of frame 13(rsa6f13) bit 2: sa6 bit of frame 11(rsa6f11) bit 3: sa6 bit of frame 9(rsa6f9) bit 4: sa6 bit of frame 7(rsa6f7) bit 5: sa6 bit of frame 5(rsa6f5) bit 6: sa6 bit of frame 3(rsa6f3) bit 7: sa6 bit of frame 1(rsa6f1) downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 71 of 129 register name: rsa7 register description: receive sa7 bits register address: 5eh bit # 7 6 5 4 3 2 1 0 name rsa7f1 rsa7f3 rsa7f5 rsa7f7 rsa7f9 rsa7f11 rsa7f13 rsa7f15 default 0 0 0 0 0 0 0 0 hw mode x x x x x x x x bit 0: sa7 bit of frame 15(rsa7f15) bit 1: sa7 bit of frame 13(rsa7f13) bit 2: sa7 bit of frame 11(rsa7f11) bit 3: sa7 bit of frame 9(rsa7f9) bit 4: sa7 bit of frame 7(rsa7f7) bit 5: sa7 bit of frame 5(rsa7f5) bit 6: sa7 bit of frame 3(rsa7f3) bit 7: sa7 bit of frame 1(rsa4f1) register name: rsa8 register description: receive sa8 bits register address: 5fh bit # 7 6 5 4 3 2 1 0 name rsa8f1 rsa8f3 rsa8f5 rsa8f7 rsa8f9 rsa8f11 rsa8f13 rsa8f15 default 0 0 0 0 0 0 0 0 hw mode x x x x x x x x bit 0: sa8 bit of frame 15(rsa8f15) bit 1: sa8 bit of frame 13(rsa8f13) bit 2: sa8 bit of frame 11(rsa8f11) bit 3: sa8 bit of frame 9(rsa8f9) bit 4: sa8 bit of frame 7(rsa8f7) bit 5: sa8 bit of frame 5(rsa8f5) bit 6: sa8 bit of frame 3(rsa8f3) bit 7: sa8 bit of frame 1(rsa8f1) downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 72 of 129 register name: tsiaf register description: transmit si bits of the align frame register address: 42h bit # 7 6 5 4 3 2 1 0 name tsif0 tsif2 tsif4 tsif6 tsif8 tsif10 tsif12 tsif14 default 0 0 0 0 0 0 0 0 hw mode 0 0 0 0 0 0 0 0 bit 0: si bit of frame 14(tsif14) bit 1: si bit of frame 12(tsif12) bit 2: si bit of frame 10(tsif10) bit 3: si bit of frame 8(tsif8) bit 4: si bit of frame 6(tsif6) bit 5: si bit of frame 4(tsif4) bit 6: si bit of frame 2(tsif2) bit 7: si bit of frame 0(tsif0) register name: tsinaf register description: transmit si bits of the non-align frame register address: 43h bit # 7 6 5 4 3 2 1 0 name tsif1 tsif3 tsif5 tsif7 tsif9 tsif11 tsif13 tsif15 default 0 0 0 0 0 0 0 0 hw mode 0 0 0 0 0 0 0 0 bit 0: si bit of frame 15(tsif15) bit 1: si bit of frame 13(tsif13) bit 2: si bit of frame 11(tsif11) bit 3: si bit of frame 9(tsif9) bit 4: si bit of frame 7(tsif7) bit 5: si bit of frame 5(tsif5) bit 6: si bit of frame 3(tsif3) bit 7: si bit of frame 1(tsif1) downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 73 of 129 register name: tra register description: transmit remote alarm register address: 44h bit # 7 6 5 4 3 2 1 0 name traf1 traf3 traf5 traf7 traf9 traf11 traf13 traf15 default 0 0 0 0 0 0 0 0 hw mode 0 0 0 0 0 0 0 0 bit 0: remote alarm bit of frame 15(traf15) bit 1: remote alarm bit of frame 13(traf13) bit 2: remote alarm bit of frame 11(traf11) bit 3: remote alarm bit of frame 9(traf9) bit 4: remote alarm bit of frame 7(traf7) bit 5: remote alarm bit of frame 5(traf5) bit 6: remote alarm bit of frame 3(traf3) bit 7: remote alarm bit of frame 1(traf1) register name: tsa4 register description: transmit sa4 bits register address: 45h bit # 7 6 5 4 3 2 1 0 name tsa4f1 tsa4f3 tsa4f5 tsa4f7 tsa4f9 tsa4f11 tsa4f13 tsa4f15 default 0 0 0 0 0 0 0 0 hw mode 0 0 0 0 0 0 0 0 bit 0: sa4 bit of frame 15(tsa4f15) bit 1: sa4 bit of frame 13(tsa4f13) bit 2: sa4 bit of frame 11(tsa4f11) bit 3: sa4 bit of frame 9(tsa4f9) bit 4: sa4 bit of frame 7(tsa4f7) bit 5: sa4 bit of frame 5(tsa4f5) bit 6: sa4 bit of frame 3(tsa4f3) bit 7: sa4 bit of frame 1(tsa4f1) downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 74 of 129 register name: tsa5 register description: transmit sa5 bits register address: 46h bit # 7 6 5 4 3 2 1 0 name tsa5f1 tsa5f3 tsa5f5 tsa5f7 tsa5f9 tsa5f11 tsa5f13 tsa5f15 default 0 0 0 0 0 0 0 0 hw mode 0 0 0 0 0 0 0 0 bit 0: sa5 bit of frame 15(tsa5f15) bit 1: sa5 bit of frame 13(tsa5f13) bit 2: sa5 bit of frame 11(tsa5f11) bit 3: sa5 bit of frame 9(tsa5f9) bit 4: sa5 bit of frame 7(tsa5f7) bit 5: sa5 bit of frame 5(tsa5f5) bit 6: sa5 bit of frame 3(tsa5f3) bit 7: sa5 bit of frame 1(tsa5f1) register name: tsa6 register description: transmit sa6 bits register address: 47h bit # 7 6 5 4 3 2 1 0 name tsa6f1 tsa6f3 tsa6f5 tsa6f7 tsa6f9 tsa6f11 tsa6f13 tsa6f15 default 0 0 0 0 0 0 0 0 hw mode 0 0 0 0 0 0 0 0 bit 0: sa6 bit of frame 15(tsa6f15) bit 1: sa6 bit of frame 13(tsa6f13) bit 2: sa6 bit of frame 11(tsa6f11) bit 3: sa6 bit of frame 9(tsa6f9) bit 4: sa6 bit of frame 7(tsa6f7) bit 5: sa6 bit of frame 5(tsa6f5) bit 6: sa6 bit of frame 3(tsa6f3) bit 7: sa6 bit of frame 1(tsa6f1) downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 75 of 129 register name: tsa7 register description: transmit sa7 bits register address: 48h bit # 7 6 5 4 3 2 1 0 name tsa7f1 tsa7f3 tsa7f5 tsa7f7 tsa7f9 tsa7f11 tsa7f13 tsa7f15 default 0 0 0 0 0 0 0 0 hw mode 0 0 0 0 0 0 0 0 bit 0: sa7 bit of frame 15(tsa7f15) bit 1: sa7 bit of frame 13(tsa7f13) bit 2: sa7 bit of frame 11(tsa7f11) bit 3: sa7 bit of frame 9(tsa7f9) bit 4: sa7 bit of frame 7(tsa7f7) bit 5: sa7 bit of frame 5(tsa7f5) bit 6: sa7 bit of frame 3(tsa7f3) bit 7: sa7 bit of frame 1(tsa4f1) register name: tsa8 register description: transmit sa8 bits register address: 49h bit # 7 6 5 4 3 2 1 0 name tsa8f1 tsa8f3 tsa8f5 tsa8f7 tsa8f9 tsa8f11 tsa8f13 tsa8f15 default 0 0 0 0 0 0 0 0 hw mode 0 0 0 0 0 0 0 0 bit 0: sa8 bit of frame 15(tsa8f15) bit 1: sa8 bit of frame 13(tsa8f13) bit 2: sa8 bit of frame 11(tsa8f11) bit 3: sa8 bit of frame 9(tsa8f9) bit 4: sa8 bit of frame 7(tsa8f7) bit 5: sa8 bit of frame 5(tsa8f5) bit 6: sa8 bit of frame 3(tsa8f3) bit 7: sa8 bit of frame 1(tsa8f1) downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 76 of 129 register name: tsacr register description: transmit sa bit control register register address: 4ah bit # 7 6 5 4 3 2 1 0 name siaf sinaf ra sa4 sa5 sa6 sa7 sa8 default 0 0 0 0 0 0 0 0 hw mode 0 0 0 0 0 0 0 0 bit 0: additional bit 8 insertion control bit (sa8) 0 = do not insert data from the tsa8 register into the transmit data stream 1 = insert data from the tsa8 register into the transmit data stream bit 1: additional bit 7 insertion control bit (sa7) 0 = do not insert data from the tsa7 register into the transmit data stream 1 = insert data from the tsa7 register into the transmit data stream bit 2: additional bit 6 insertion control bit (sa6) 0 = do not insert data from the tsa6 register into the transmit data stream 1 = insert data from the tsa6 register into the transmit data stream bit 3: additional bit 5 insertion control bit (sa5) 0 = do not insert data from the tsa5 register into the transmit data stream 1 = insert data from the tsa5 register into the transmit data stream bit 4: additional bit 4 insertion control bit (sa4) 0 = do not insert data from the tsa4 register into the transmit data stream 1 = insert data from the tsa4 register into the transmit data stream bit 5: remote alarm insertion control bit (ra) 0 = do not insert data from the tra re gister into the transmit data stream 1 = insert data from the tra register into the transmit data stream bit 6: international bit in non-alig n frame insertion control bit (sinaf) 0 = do not insert data from the tsinaf register into the transmit data stream 1 = insert data from the tsinaf register into the transmit data stream bit 7: international bit in align frame insertion co ntrol bit (siaf) 0 = do not insert data from the tsiaf register into the transmit data stream 1 = insert data from the tsiaf register into the transmit data stream downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 77 of 129 12.2 alternate sa/si bit a ccess based on double-frame on the receive side, the raf and rnaf registers will always report the data as it received in the sa and si bit locations. the raf and rnaf registers are updated on align fr ame boundaries. the setting of the receive align frame bit in status re gister 4 (sr4.0) will indicate that the contents of the raf and rnaf have been updated. the host can use the sr4.0 bit to know when to read the raf and rnaf registers. the host has 250 s to retrieve the data before it is lost. on the transmit side, data is sampled from the taf a nd tnaf registers with the setting of the transmit align frame bit in status register 4 (sr4.3). the host can use the sr4.3 bit to know when to update the taf and tnaf registers. it has 250 s to update the data or else the old data will be retransmitted . if the taf and tnaf registers are only being used to source the align frame and non-align frame-sync patterns, then the host need on ly write once to these registers . data for the si bit can come from the si bits of the raf and tnaf registers, the tsiaf and tsinaf registers, or pass ed through from the tser pin. register name: raf register description: receive align frame register register address: 56h bit # 7 6 5 4 3 2 1 0 name si fas6 fas5 fas4 fas3 fas2 fas1 fas0 default 0 0 0 0 0 0 0 0 hw mode x x x x x x x x bit 0: frame alignment signal bit 0 (fas0). in normal operation this bit will be = 1. bit 1: frame alignment signal bit 1 (fas1). in normal operation this bit will be = 1. bit 2: frame alignment signal bit 2 (fas2). in normal operation this bit will be = 0. bit 3: frame alignment signal bit 3 (fas3). in normal operation this bit will be = 1. bit 4: frame alignment signal bit 4 (fas4). in normal operation this bit will be = 1. bit 5: frame alignment signal bit 5 (fas5). in normal operation this bit will be = 0. bit 6: frame alignment signal bit 6 (fas6). in normal operation this bit will be = 0. bit 7: international bit (si) downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 78 of 129 register name: rnaf register description: receive non-align frame register register address: 57h bit # 7 6 5 4 3 2 1 0 name si 1 a sa4 sa5 sa6 sa7 sa8 default 0 0 0 0 0 0 0 0 hw mode x x x x x x x x bit 0: additional bit 8 (sa8) bit 1: additional bit 7 (sa7) bit 2: additional bit 6 (sa6) bit 3: additional bit 5 (sa5) bit 4: additional bit 4 (sa4) bit 5: remote alarm (a) bit 6: frame nonalignmen t signal bit (1). in normal operation this bit will be = 1. bit 7: international bit (si) register name: taf register description: transmit align frame register register address: 40h bit # 7 6 5 4 3 2 1 0 name si 0 0 1 1 0 1 1 default 0 0 0 1 1 0 1 1 hw mode 0 0 0 1 1 0 1 1 bit 0: frame alignment signal bit (1) bit 1: frame alignment signal bit (1) bit 2: frame alignment signal bit (0) bit 3: frame alignment signal bit (1) bit 4: frame alignment signal bit (1) bit 5: frame alignment signal bit (0) bit 6: frame alignment signal bit (0) bit 7: international bit (si) downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 79 of 129 register name: tnaf register description: transmit non-align frame register register address: 41h bit # 7 6 5 4 3 2 1 0 name si 1 a sa4 sa5 sa6 sa7 sa8 default 0 1 0 0 0 0 0 0 bit 0: additional bit 8 (sa8) bit 1: additional bit 7 (sa7) bit 2: additional bit 6 (sa6) bit 3: additional bit 5 (sa5) bit 4: additional bit 4 (sa4) bit 5: remote alarm (used to transmit the alarm a) bit 6: frame nonalign ment signal bit (1) bit 7: international bit (si) downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 80 of 129 13. line interface unit (liu) the liu in the ds26504 contains thr ee sections: the receiver, which handl es clock and data recovery; the transmitter, which generates waveshapes and drives th e network line; and the jitter attenuator. these three sections are controlled by the line interface control registers (lic1Clic4), which are described below. the ds26504 can switch among t1, j1, e1, and 6312kh z without changing any external circuits. a different transformer is used for 64kcc networks. for a list of recommended transformer part numbers, go to www.maxim-ic.com/support . figure 13-1 shows a network connection using minimal components. in this configuration the ds26504, using a fixed 120 ? external termination, can connect to t1, j1, e1, 64kcc, or 6312khz. the receiver can adjust the 120 ? termination to 100 ? , 110 ? , or 75 ? . the transmitter can adjust its output impedance to pr ovide high return loss characteristics for 75 ? , 100 ? , 110 ? , and 120 ? lines. other components may be added to this configuration to meet safety and network protection requirements. th is is covered in the recommended circuits section (section 13.8 ). figure 13-1. basic network connection ttip tring rtip rring ds26504 transmit line receive line 10 f 60 60 0.01 f backplane connections 1:1 2:1 downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 81 of 129 13.1 liu operation the liu interfaces the t1, e1, 64kcc, and 6312khz si gnals to the various t ypes of network media through coupling transformers. the liu transmit and r eceive functions are independent. for example, the receiver can be in t1 mode while the tran smitter is in e1 mode. th e 6312khz transmission is an exception to the other modes. for transmission, 6312kh z is only available as a 0 to 3.3v signal on the tclko pin. it is not output to the ttip and tring pi ns for coupling to twisted pair. because the g.703 specifications of the transmit pulse shape for japanese 6312khz are unclear, the us er can externally filter this signal to generate a sine-wave type of signal. however, on the receive side, 6312khz can be input through the receive transformer to the rtip and rring pins. 13.2 liu receiver the analog ami/hdb3 e1 waveform, ami/b8zs t1 waveform, or ami 64kcc waveform is transformer-coupled into the rtip and rring pins of the ds26504. the user has the option to use internal termination, software-selectable for 75/100/110/120 applications, or external termination. the liu recovers clock and data from the analog signal and passes it through the jitter attenuation mux. ( note: the jitter attenuator is only available in t1 or e1 mode.) the ds26504 contains an active filter that reconstructs the analog-receive d signal for the nonlinear losses that occur in long-haul t1 and e1 transmission. the receiver is configurable for various t1 and e1 monitor applic ations. the device has a usable receive sensitivity of 0db to C43db for e1 and 0db to C36db for t1, which allows the device to operate on 0.63mm (22awg) cables up to 2.5km (e1) and 6000ft (t1) in length. the ds26504s liu is designed to be fully software sele ctable for e1 and t1 without the need to change any external resistors for the receive-side. the re ceiver will allow the user to configure the ds26504 for 75 ? , 100 ? , 110 ? , 120 ? , or 133 receive termination by setting the rt0(lic4.0), rt1(lic4.1), and rt2(lic4.2). when using the internal termin ation feature, the resistors labeled r in figure 13-4 should be 60 ? each. if external term ination is used, rt0, rt1, and rt2 shoul d be set to zero and the resistors labeled r in figure 13-4 need to be 37.5 ? , 50 ? , 55 ? , 60 ? , or 66.5 each, depending on the required termination. there are two ranges of receive sensitivity for t1 and e1, which is selectable by the user. the egl bit of lic1 (lic1.4) selects the full or limited sensitivity. normally, the clock that is output at the rclk pin is the recovered clock from the waveform presented at the rtip and rring inputs. if the jitter attenuator is placed in the receive path (as is the case in most applications), the jitter attenuator restores the rcl k to an approximate 50% du ty cycle. if the jitter attenuator is either placed in the transmit path or is disabled, the rclk output can exhibit slightly shorter high cycles of the clock. this is due to the highly over-sampled dig ital clock-recovery circuitry. see the receive ac timing characteristics section for more details. when no signal is present at rtip and rring, a receive loss-of-signal (rlos) condition w ill occur and the signal at rclk will be derived from the scaled signal present on the mclk pin. 13.2.1 receive level indicator the ds26504 reports the signal strength at rtip a nd rring in 2.5db increments via rl3Crl0 located in the information register 1 (info1). this featur e is helpful when troubl e-shooting line performance problems. downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 82 of 129 13.2.2 receive g.703 section 13 synchronization signal the ds26504 can receive a 2.048mhz square-wave synchr onization clock as specified in section 13 of itu g.703. to use the ds26504 in this mode, set the mode configuration bits in the mode configuration register (mcreg). 13.2.3 monitor mode monitor applications in both e1 and t1 require various flat-gain settings for the receive-side circuitry. the ds26504 can be programmed to support these applic ations via the monitor mode control bits mm1 and mm0 in the lic3 register. figure 13-2. typical monitor application primary t1/e1 terminating device monitor port jack t1/e1 line xf m r ds26504 rt rm rm secondary t1/e1 terminating device 13.3 liu transmitter the ds26504 uses a phase-lock loop al ong with a precision digital-to-a nalog converter ( dac) to create the waveforms that are transmitted onto the e1 or t1 line. the waveforms created by the ds26504 meet the latest etsi, itu, ansi, and at&t specifications. the waveform that is to be generated is set by the transmit mode bits (tmode[3:0]) in the mcreg register, as well as the l2/l1/l0 bits in register lic1 if applicable. itu specification g.703 requires an accuracy of 50ppm for both t1 and e1. tr62411 and ansi specs require an accuracy of 32ppm for t1 interfaces. the transmit clock can be sourced from the recovered clock (rclk), the pre-scaled mclk, the tclk pi n, or the tx pll. see the tx pll clock mux diagram in figure 3-3 . due to the nature of the design of the transmitter in the ds26504, very little jitter (less than 0.005ui p-p broadband from 10hz to 100kh z) is added to the jitter presen t on the selected transmit clock source. also, the waveforms created are independent of the du ty cycle of tclk. the transmitter in the ds26504 couples to the transmit twisted pair (or coaxial cable in some applications) via a 1:2 step-up transformer. for the device to create the proper waveforms, the transformer used must meet the specifications listed in table 13-3 . the ds26504 has the option of us ing software-selectable transmit termination. downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 83 of 129 the transmit line drive has two modes of operation: fixe d gain or automatic gain. in the fixed gain mode, the transmitter outputs a fixed current into the networ k load to achieve a nominal pulse amplitude. in the automatic gain mode, the transmitter adjusts its output level to compensate for slight variances in the network load. see the transmit line build-out control (tlbc) register for details. 13.3.1 transmit short-circuit detector/limiter the ds26504 has an automatic short-circuit limiter that limits the source current to approximately 50ma (rms) on the network side of the transformer in e1 modes of operations and 70ma (rms) on the network side of the transformer in t1 modes of operation. these values are approximate and are not guaranteed by production testi ng. this feature can be disabled by setting the scld bit (lic2.1) = 1. tcle (sr1.2) provides a real-time i ndication of when the current limiter is activated. if the current limiter is disabled, tcle will indicate that a short-ci rcuit condition exists. status register sr1.2 provides a latched version of the information, which can be used to activate an interrupt when enable via the imr1 register. when set low, the tpd bit (lic1.0) will pow er-down the transmit line dr iver and three-state the ttip and tring pins. 13.3.2 transmit open-circuit detector the ds26504 can also detect when the ttip or tring outputs are open circuite d. tocd (sr1.1) will provide a real-time indication of wh en an open circuit is detected. sr 1 provides a latched version of the information (sr1.1), which can be used to activate an interrupt when enabled via the imr1 register. the functionality of these bits is not guaranteed by production testing. 13.3.3 transmit bpv error insertion when ibpv (lic2.5) is transitioned from a zero to a one, the device waits for the next occurrence of three consecutive ones to insert a bpv. ibpv must be cleared and set again for another bpv error insertion. 13.3.4 transmit g.703 section 13 synchronization signal (e1 mode) the ds26504 can transmit the 2.048mhz square-wave synchronization clock. to transmit the 2.048mhz clock, when in e1 mode, set the mode configuration bits in the mode configuration register (mcreg). 13.4 mclk pre-scaler a 2.048mhz x 2 n (where n = 0 to 3), 1.544mhz x 2 n (where n = 0 to 3), or 12.8mhz (available in cpu interface mode only) clock must be applied to mclk. a pre- scaler (divide by 2, 4, or 8) and plls are selected to product an internal 2.048mhz or 1.544mhz cloc k. itu specification g.703 requires an accuracy of 50ppm for both t1 and e1. tr62411 and ansi specs require an accuracy of 32ppm for t1 interfaces. a pre-scaler divides the 16.384mhz, 12.8mhz, 8.192mhz, or 4.096mhz clock down to 2.048mhz. an on-board pll for the jitter attenuator converts the 2.048mhz cl ock to a 1.544mhz rate for t1 applications. setting jacks0 (lic2.3) to logic 0 bypasses this pll. 13.5 jitter attenuator the ds26504s jitter attenuator can be set to a depth of eith er 32 bits or 128 bi ts via the jabds bit (lic1.2). the 128-bit mode is used in applications where large excursions of wander are expected. the 32-bit mode is used in delay-sensitive applications. the characteristics of the attenuation are shown in figure 13-10 and figure 13-11 . the jitter attenuator can be placed in either the receive path or the transmit path by appropriately settin g or clearing the jas bit (lic1.3). the jitter attenuator can also be disabled (in effect, removed) by setting the dja bit (lic1.1). eith er the recovered clock from the downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 84 of 129 clock/data recovery block or the cl ock applied at the tclk pin is adju sted to create a smooth jitter-free clock that is used to clock data out of the jitte r attenuator fifo. it is acceptable to provide a gapped/bursty clock at the tclk pin if the jitter attenua tor is placed on the transmit side. if the incoming jitter exceeds either 120ui p-p (buffer depth is 128 bits) or 28ui p-p (buffer depth is 32 bits), then the ds26504 will divide the internal nominal 32.768mhz (e1) or 24.704mhz (t1) clock by either 15 or 17 instead of the normal 16 to keep th e buffer from overflowing. when the device divides by either 15 or 17, it also sets the jitter attenuator limit trip (jalt) bit in status register 1 (sr1.4). 13.6 cmi (code mark inversion) option the ds26504 provides a cmi interface for connection to optical transports. this interface is a unipolar 1t2b type of signal. ones are encoded as either a logical one or zero level fo r the full duration of the clock period. zeros are encoded as a zero-to-one transition at the middle of the clock period. figure 13-3. cmi coding 0 1 11 001 clock data cmi transmit and receive cmi is enabled via lic4.7. when this register bit is set, the ttip pin outputs cmi- coded data at normal levels. this signal can be used to directly driv e an optical interface. when cmi is enabled, the user can also use hdb3/b8zs coding. when this register bit is set, the rtip pin becomes a unipolar cmi input. the cmi signal is processed to extract and align th e clock with data. downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 85 of 129 13.7 liu control registers register name: lic1 register description: line interface control 1 register address: 30h bit # 7 6 5 4 3 2 1 0 name l2 l1 l0 egl jas jabds dja tpd default 0 0 0 0 0 0 0 0 hw mode l2 pin 13 l1 pin 12 l0 pin 11 0 0 0 0 1 bit 0: transmit power-down (tpd) 0 = powers down the transmitter and th ree-states the ttip and tring pins 1 = normal transmitter operation bit 1: disable jitter attenuator (dja) 0 = jitter attenuator enabled 1 = jitter attenuator disabled bit 2/jitter attenuator buffer depth select (jabds) 0 = 128 bits 1 = 32 bits (use for delay-sensitive applications) bit 3: jitter attenuator select (jas) 0 = place the jitter attenuator on the receive side 1 = place the jitter attenuator on the transmit side bit 4: receive equalizer gain limit (egl). this bit controls the sensitivity of the receive equalizer. t1 mode: 0 = -36db (long haul) 1 = -15db (limited long haul) e1 mode: 0 = -43db (long haul) 1 = -12db (short haul) bits 5, 6, 7: line build-out select (l0 to l2). when using the internal termination, the user needs only to select 000 for 75 ? operation or 001 for 120 ? operation. this selects the proper voltage levels for 75 ? or 120 ? operation. using tt0, tt1, and tt2 of the licr4 register, users can then select the proper internal source termination. line build -outs 100 and 101 are for backwards compatibility with older products only. e1 mode l2 l1 l0 application n (note 1) return loss rt (note 1) 0 0 0 75 ? normal 1:2 n.m. 0 0 0 1 120 ? normal 1:2 n.m. 0 1 0 0 75 ? with high return loss (note 2) 1:2 21db 6.2 ? 1 0 1 120 ? with high return loss (note 2) 1:2 21db 11.6 ? n.m. = not meaningful note 1: transformer turns ratio. note 2: tt0, tt1, and tt2 of the lic4 register must be set to zero in this configuration. downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 86 of 129 t1 mode l2 l1 l0 application n (note 1) return loss rt (note 1) 0 0 0 dsx-1 (0 to 133 feet)/0db csu 1:2 n.m. 0 0 0 1 dsx-1 (133 to 266 feet) 1:2 n.m. 0 0 1 0 dsx-1 (266 to 399 feet) 1:2 n.m. 0 0 1 1 dsx-1 (399 to 533 feet) 1:2 n.m. 0 1 0 0 dsx-1 (533 to 655 feet) 1:2 n.m. 0 1 0 1 reserved 1 1 0 reserved 1 1 1 reserved n.m. = not meaningful note 1: transformer turns ratio. register name: tlbc register description: transmit line build-out control register address: 34h bit # 7 6 5 4 3 2 1 0 name agce gc5 gc 4 gc3 gc2 gc1 gc0 default 0 0 0 0 0 0 0 0 hw mode 0 0 0 0 0 0 0 0 bits 0 to 5: gain control bits 0 to 5 (gc0 togc5). the gc0 through gc5 bits control the gain setting for the nonautomatic gain mode. use the tables below for setting the recommended values. the lbo (line build-out) column refers to the value in the l0Cl2 bits in lic1 (line interface control 1) register. network mode lbo gc5 gc4 gc3 gc 2 gc1 gc0 0 1 0 0 1 1 0 1 0 1 1 0 1 1 2 0 1 1 0 1 0 3 1 0 0 0 0 0 4 1 0 0 1 1 1 5 1 0 0 1 1 1 6 0 1 0 0 1 1 t1, impedance match off 7 1 1 1 1 1 1 0 0 1 1 1 1 0 1 0 1 0 1 0 1 2 0 1 0 1 0 1 3 0 1 1 0 1 0 4 1 0 0 0 1 0 5 1 0 0 0 0 0 6 0 0 1 1 0 0 t1, impedance match on 7 1 1 1 1 1 1 0 1 0 0 0 0 1 1 1 0 0 0 0 1 4 1 0 1 0 1 0 e1, impedance match off 5 1 0 1 0 0 0 0 0 1 1 0 1 0 e1, impedance match on 1 0 1 1 0 1 0 bit 6: automatic gain control enable (agce) 0 = use transmit agc, tlbc bits 0C5 are dont care 1 = do not use transmit agc, tlbc bits 0C5 set nominal level bit 7: unused, must be set = 0 for proper operation. downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 87 of 129 register name: lic2 register description: line interface control 2 register address: 31h bit # 7 6 5 4 3 2 1 0 name jacks1 lirst ibpv tais jacks0 rccfe scld clds default 0 0 0 0 0 0 0 0 hw mode 0 0 0 tais pin 10 jacks0 pin 46 0 0 0 bit 0: custom line-driver select (clds). setting this bit to a one redefines the op eration of the transmit line driver. when this bit is set to a one and lic1.5 = lic1.6 = lic1.7 = 0, the device generates a square wave at t he ttip and tring outputs instead of a normal waveform. when this bit is set to a one and lic1.5 = lic1.6 = lic1.7 0, the device forces ttip and tring outputs to become open-drain drivers instead of their normal push-pull operation . this bit should be set to zero for normal operation of the device. bit 1: short circuit limit disable (in e1 mode) (scld). controls the 50ma (rms) current limiter. 0 = enable 50ma current limiter 1 = disable 50ma current limiter bit 2: receive composite clock filter enable (rccfe) (64kcc mode only). setting this bit enables the pll filter on the received 64khz composite clock. note: the 8khz and 400hz output are not filtered. 0 = receive composite clock filter disabled 1 = receive composite clock filter enabled bit 3: jitter attenuator clock select 0 (jacks0). this bit, along with jacks1 (lic2.7), mps0 (lic4.6), and mps1 (lic4.7), controls the source for ja clock from the mclk pin. note: this bit must be configured even if the jitter attenuator is disabled. the clock and data recovery engine also uses the ja clock. setting this bit enables the 2.048 mhz to 1.544mhz conversion pll for t1 applications. see the table in the lic4 register description for more details on setting up the ja clock source. 0 = 2.048mhz to 1.544mhz pll bypassed 1 = 2.048mhz to 1.544mhz pll enabled bit 4: transmit alarm indication signal (tais). in t1, e1, or j1 modes, this bit causes an all-ones pattern to be transmitted. 0 = transmit an unframed all-ones code 1 = transmit data normally in all 64kcc modes, this bit disables the bpv-encoded sub-rates. 0 = transmit all ones without bpvs 1 = transmit normal 64kcc bit 5: insert bpv (ibpv). a zero-to-one transition on this bit causes a single bpv to be inserted into the transmit data stream. once this bit has been toggled from a zero to a one, th e device waits for the next occurrence of three consecutive ones to insert the bpv. this bit must be cleared and set again for a subsequent error to be inserted. bit 6: line interface reset (lirst). setting this bit from a zero to a one initiates an internal reset that resets the clock recovery state machine and recenters the jitter attenuator. normally this bit is only toggled on power-up. must be cleared and set again for a subsequent reset. bit 7: jitter attenuator clock select 1 (jacks1). this bit, along with jacks0 (lic2.3), mps0 (lic4.6), and mps1 (lic4.7), controls the source for ja clock from the mclk pin. note: this bit must be configured even if the jitter attenuator is disabled. the clock and data recovery engine also uses the ja clock. setting this bit enables the 12.8mhz to 2.048mhz conversion pll. see the table in the lic4 register description for more details on setting up the ja clock source. 0 = 12.8mhz to 2.048mhz pll bypassed 1 = 12.8mhz to 2.048mhz pll enabled downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 88 of 129 register name: lic3 register description: line interface control 3 register address: 32h bit # 7 6 5 4 3 2 1 0 name cmie cmii ex133 mm1 mm0 taoz default 0 0 0 0 0 0 0 0 hw mode 0 0 0 0 0 0 0 0 bit 0: transmit alternate ones and zeros (taoz). transmit a 101010 pattern at ttip and tring. 0 = disabled 1 = enabled bits 1 and 2: unused, must be set = 0 for proper operation. bits 3 and 4: monitor mode (mm0 and mm1). note: this function is only available in t1 or e1 mode. mm1 mm0 internal linear gain boost (db) 0 0 normal operation (no boost) 0 1 20 1 0 26 1 1 32 bit 5: eternal 133 resistor select (ex133). this bit is used to indicate to the devi ces internal receive termination control circuitry that either a 120 or 133 external resistor is used. used in conjunction with the rt0, rt1, and rt2 bits in the lic4 register. note: a fixed 133 external resistor allows the internal termina tion to create all oth er termination values. a fixed 120 external resistor allows the int ernal termination to create all oth er termination values except 133 . 0 = indicates a 120 external resistor is connected 1 = indicates a 133 external resistor is connected bit 6: cmi invert (cmii) 0 = cmi normal at ttip and rtip 1 = invert cmi signal at ttip and rtip bit 7: cmi enable (cmie) 0 = disable cmi mode 1 = enable cmi mode downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 89 of 129 register name: lic4 register description: line interface control 4 register address: 33h bit # 7 6 5 4 3 2 1 0 name mps1 mps0 tt2 tt1 tt0 rt2 rt1 rt0 default 0 0 0 0 0 0 0 0 hw mode mps1 pin 16 mps0 pin 15 bits 0 to 2: receive termina tion select (rt0 to rt2) rt2 rt1 rt0 ex133 (lic3.5) external resistor value receive termination 0 0 0 x external resistor value 0 0 1 0 120 75 0 0 1 1 133 75 0 1 0 0 120 100 0 1 0 1 133 100 0 1 1 0 120 120 (external resistor value) 0 1 1 1 133 120 1 0 0 0 120 110 1 0 0 1 133 110 1 0 1 1 133 133 (external resistor value) 1 1 0 x external resistor value 1 1 1 x external resistor value note: a fixed 133 external resistor allows the internal termination to create all other termination values. a fixed 120 external resistor allows the internal termination to create all other termina tion values except 133 . bits 3, 4, 5: transmit termination select (tt0 to tt2) tt2 tt1 tt0 internal transmit termination configuration 0 0 0 termination disabled 0 0 1 75 ? enabled 0 1 0 100 ? enabled 0 1 1 120 ? enabled 1 0 0 110 ? enabled 1 0 1 133 enabled 1 1 0 disabled 1 1 1 disabled bits 6 and 7: mclk prescaler (mps0 and mps1) (t1 mode) mclk (mhz) mps1 mps0 jacks0 (lic2.3) jacks1 (lic2.7) 1.544 0 0 0 0 3.088 0 1 0 0 6.176 1 0 0 0 12.352 1 1 0 0 12.80 0 0 1 1 2.048 0 0 1 0 4.096 0 1 1 0 8.192 1 0 1 0 16.384 1 1 1 0 downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 90 of 129 bits 6 and 7: mclk prescaler (mps0 and mps1) (e1 mode) mclk (mhz) mps1 mps0 jacks0 (lic2.3) jacks1 (lic2.7) 2.048 0 0 0 0 4.096 0 1 0 0 8.192 1 0 0 0 12.8 0 0 0 1 16.384 1 1 0 0 register name: info1 register description: information register 1 register address: 11h bit # 7 6 5 4 3 2 1 0 name rl3 rl2 rl1 rl0 default 0 0 0 0 0 0 0 0 hw mode x x x x x x x x bits 0 to 3: receive level bits (rl0 to rl3). real-time bits. rl3 rl2 rl1 rl0 receive level (db) 0 0 0 0 greater than -2.5 0 0 0 1 -2.5 to -5.0 0 0 1 0 -5.0 to -7.5 0 0 1 1 -7.5 to -10.0 0 1 0 0 -10.0 to -12.5 0 1 0 1 -12.5 to -15.0 0 1 1 0 -15.0 to -17.5 0 1 1 1 -17.5 to -20.0 1 0 0 0 -20.0 to -22.5 1 0 0 1 -22.5 to -25.0 1 0 1 0 -25.0 to -27.5 1 0 1 1 -27.5 to -30.0 1 1 0 0 -30.0 to C32.5 1 1 0 1 -32.5 to -35.0 1 1 1 0 -35.0 to -37.5 1 1 1 1 less than -37.5 bits 4 to 7: unused downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 91 of 129 register name: sr1 register description: status register 1 register address: 14h bit # 7 6 5 4 3 2 1 0 name jalt tcle tocd default 0 0 0 0 0 0 0 0 hw mode x x x x x x x x bits 0, 3, 5, 6, 7: unused, must be set = 0 for proper operation. bit 1: transmit open-circu it-detect condition (tocd). set when the device detects that the ttip and tring outputs are open-circuited. note: this function is not support in transmit 6312khz m ode and is not guaranteed by production testing. bit 2: transmit current-limi t-exceeded condition (tcle). set when the current limiter is activated whether the current limiter is enabled or not. this is set at approximately 50ma (rms) on the network side of the transformer in e1 operating modes and 70ma (rms) on the network side of the transformer in t1 operating modes. these values a re approximate and are not guaranteed by production testing. note: this function is not supported in transmit cmi, 64khz, or 6312khz mode. bit 4: jitter attenuator limit trip event (jalt). set when the jitter attenuator fifo reach es to within 4 bits of its useful limit. this bit is cleared when read. usef ul for debugging jitter-attenuation operation. downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 92 of 129 register name: imr1 register description: interrupt mask register 1 register address: 15h bit # 7 6 5 4 3 2 1 0 name jalt tcle tocd default 0 0 0 0 0 0 0 0 hw mode x x x x x x x x bits 0, 3, 5, 6, 7: unused, must be set = 0 for proper operation. bit 1: transmit open-circu it-detect condition (tocd) 0 = interrupt masked 1 = interrupt enabledCgenerates interrupts on rising and falling edges bit 2: transmit current-limi t-exceeded condition (tcle) 0 = interrupt masked 1 = interrupt enabledCgenerates interrupts on rising and falling edges bit 4: jitter attenuator limit trip event (jalt) 0 = interrupt masked 1 = interrupt enabled downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 93 of 129 13.8 recommended circuits figure 13-4. software-selected te rmination, metallic protection ds26504 dvdd dvss tvss tvdd rvss rvdd 0.01 uf 0.1 uf 68 uf 0.1 uf 0.1 uf 3.3 v 3.3 v ttip tring rtip rring s1s2 s3 s4 t1t2 t3 t4 2:1 1:1 f1 f2 tx tip tx ring rx tip rx ring 60 60 0.1 uf 10uf table 13-1. component list (softw are-selected termination, metallic protection) name description f1 and f2 1.25a slow blow fuse s1 and s2 25v (max) transient suppressor s3 ands4 77v (max) transient suppressor transformer 1:1ct and 1:136ct (5.0v, smt) (note 1) t1 and t2 transformer 1:1ct and 1:2ct (3.3v, smt) (note 1) t3 and t4 dual common-mode choke (smt) note 1: t3 and t4 are optional. for more informat ion, contact the telecom support group at www.maxim-ic.com/support . note 2: the layout from the transformers to the network interface is critical. traces should be at least 25 mils wide and separated from other circuit lines by at least 150 mils. the area under this portion of the circuit should not contain power planes. note 3: some t1 (never in e1) applications source or sink power from the network-side center taps of the rx/tx transformers. note 4: a list of transformer part numbers and ma nufacturers is avai lable by contacting www.maxim-ic.com/support . downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 94 of 129 figure 13-5. software-selected te rmination, longitudinal protection ds26504 dvdd dvss tvss tvdd rvss rvdd 0.01 uf 0.1 uf 68 uf 0.1 uf 0.1 uf 3.3 v 3.3 v ttip tring rtip rring s1s2 s3s4 s5 s6 s7 s8 t1t2 t3 t4 2:1 1:1 f1 f2f3 f4 tx tip tx ring rx tip rx ring 60 60 0.1 uf 10uf table 13-2. component list (softwar e-selected termination, longitudinal protection) name description f1 to f4 1.25a slow blow fuse s1 and s2 25v (max) tran sient suppressor (note 1) s3, s4, s5, s6 180v (max) tr ansient suppressor (note 1) s7 and s8 40v (max) transient suppressor transformer 1:1ct and 1:136ct (5.0v, smt) (note 2) t1 and t2 transformer 1:1ct and 1:2ct (3.3v, smt) (note 2) t3 and t4 dual common-mode choke (smt) note 1: t3 and t4 are optional. for more inform ation, contact the te lecom support group at www.maxim-ic.com/support. note 2: a list of alternate transformer part num bers and manufacturers is available at www.maxim-ic.com/support . note 3: the layout from the transformers to th e network interface is cr itical. traces s hould be at least 25 mils wide and separated from other circuit lines by at least 150 mils. th e area under this portion of the circuit should not contain power planes. note 4: some t1 (never in e1) applications source or sink power from the network-side center taps of the rx/tx transformers. note 5: the ground trace connected to the s2/s3 pair and the s4/s5 pair should be at least 50 mils wide to conduct the extra current from a longitudinal power-cross event. downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 95 of 129 13.9 component specifications table 13-3. transformer specifications specification recommended value turns ratio 3.3v applications 1:1 (receive) and 1:2 (transmit) 2% primary inductance 600 h minimum leakage inductance 1.0 h maximum intertwining capacitance 40pf maximum transmit transformer dc resistance primary (device side) secondary 1.0 ? maximum 2.0 ? maximum receive transformer dc resistance primary (device side) secondary 1.2 ? maximum 1.2 ? maximum downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 96 of 129 figure 13-6. e1 transmit pulse template 0 -0.1 -0.2 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1.0 1.1 1.2 0 time (ns) scaled amplitude 50 100 150 200 250 -50 -100 -150 -200 -250 269ns 194ns 219ns (in 75 ohm systems, 1.0 on the scale = 2.37vpeak in 120 ohm systems, 1.0 on the scale = 3.00vpeak) g.703 template figure 13-7. t1 transmit pulse template 0 -0.1 -0.2 -0.3 -0.4 -0.5 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1.0 1.1 1.2 -500 -300 -100 0 300 500 700 -400 -200 200 400 600 100 time (ns) normalized amplitude t1.102/87, t1.403, cb 119 (oct. 79), & i.431 template -0.77 -0.39 -0.27 -0.27 -0.12 0.00 0.27 0.35 0.93 1.16 -500 -255 -175 -175 -75 0 175 225 600 750 0.05 0.05 0.80 1.15 1.15 1.05 1.05 -0.07 0.05 0.05 -0.77 -0.23 -0.23 -0.15 0.00 0.15 0.23 0.23 0.46 0.66 0.93 1.16 -500 -150 -150 -100 0 100 150 150 300 430 600 750 -0.05 -0.05 0.50 0.95 0.95 0.90 0.50 -0.45 -0.45 -0.20 -0.05 -0.05 ui time amp. maximum curve ui time amp. minimum curve downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 97 of 129 figure 13-8. jitter tolerance (t1 mode) unit intervals (uipp) frequency (hz) 1k 100 10 1 0.1 10 100 1k 10k 100k ds26502 tolerance 1 tr 62411 (dec. 90) itu-t g.823 ds26504 tolerance figure 13-9. jitter tolerance (e1 mode) frequency (hz) unit intervals (uipp) 1k 100 10 1 0.1 10 100 1k 10k 100k ds26502 tolerance 1 minimum tolerance level as per itu g.823 40 1.5 0.2 20 2.4k 18k ds26504 tolerance downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 98 of 129 figure 13-10. jitter attenuation (t1 mode) frequency (hz) 0db -20db-40db -60db 1 10 100 1k 10k jitter attenuation (db) 100k tr 62411 (dec. 90) prohibited area c u r v e b curve a ds26502 t1 mode ds26504 t1 mode figure 13-11. jitter attenuation (e1 mode) frequency (hz) 0db -20db -40db -60db 1 10 100 1k 10k 100k itu g.7xx prohibited area tbr12 prohibited area ds26502 e1 mode jitter attenuation (db) ds26504 e1 mode downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 99 of 129 14. loopback configuration register name: lbcr register description: loopback control register register address: 20h bit # 7 6 5 4 3 2 1 0 name llb rlb default 0 0 0 0 0 0 0 0 hw mode 0 0 0 0 0 rlb pin 60 0 0 bits 0, 1, 4 to 7: unused, must be set = 0 for proper operation. bit 2: remote loopback (rlb). in this loopback, data receive d at rtip and rring will be loope d back to the transmit liu. received data will continue to pass through the receive side frame r of the ds26504 as it would normally and the data from the transmit side formatter will be ignored. 0 = loopback disabled 1 = loopback enabled bit 3: local loopback (llb). in this loopback, data will continue to be transmitted as normal through the transmit side of the ds26504. data being received at rtip and rring will be replaced with the data being tran smitted. data in this loopback will pass through the jitter attenuator if enabled. 0 = loopback disabled 1 = loopback enabled downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 100 of 129 15. 64khz synchronization interface the 64khz synchronization interface c onforms to appendix ii of g.703. it consists of a composite clock, where a 64khz clock signal is generated or decoded, along with embedded frequencies of 8khz and 400hz. those signals consist of ami code with an 8khz bipolar violation removed at every 400hz. there are two separate modes refe rred to in the specif ication, one with both the 64khz clock and the 8khz clock, and the second with the 64khz clock, the 8khz clock, and the 400hz clock. figure 15-1. 64khz composite clock mode signal format violation no violation violation violation violation no violation 125 us 125 us 125 us 125 us 8 khz 400 hz 15.1 receive 64khz synchronization interface operation in the receive path, the three clock frequencies are decoded from the ami waveform with bipolar violations that is received at the liu interface. the 8khz frequency and the 400hz frequency are decoded from the presence or absence of bipo lar violations as described in g.703. table 15-1. specification of 64khz clock signal at input port frequency a) 64khz + 8khz, or b) 64khz + 8khz + 400hz signal format a) ami with 8khz bipolar violation, b) ami with 8khz bipolar violation removed at every 400hz alarm condition alarm should not be occurred against the amplitude ranged 0.63-1.1 v 0-p downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 101 of 129 15.2 transmit 64khz synchronization interface operation in the transmit path, the framer generates the a ppropriate ami waveform w ith the correct bipolar violations as described by g.703 and gr.378. if an 8khz signal is present on the ts_8k_4 pin, the bipolar violations are generated s ynchronously with this signal. if it is absent, the part arbitrarily generates the bipolar violat ion at an 8khz frequency. table 15-2. specification of 64khz clock signal at output port bpv subrates load pulse width amplitude g.703 level a 8khz 110 7.8 0.78 s 1v 0-p 0.1v g.703 level b 8khz 110 9.8 to 10.9 s 3.0v 0.5v g.703 japanese 8khz + 400hz 110 7.8 0.78 s 1 v 0-p 0.1v gr.378 8khz 133 5/8 period (9.7 s) 2.7v C 5.5v downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 102 of 129 16. 6312khz synchronization interface the ds26504 has a 6312khz synchroniza tion interface mode of operation that conforms with appendix ii.2 of g.703, with the exception that the ds26504 transm its a square wave as opposed to the sine wave that is defined in the g.703 specification. 16.1 receive 6312khz synchronization interface operation on the receive interface, a 6312khz si ne wave is accepted conforming to the input port requirements of g.703 appendix ii. alternatively, a 6312khz square wave will also be accepted. a 6312khz square wave is output on rclk in the receive direction. rs_8k a nd 400hz are not driven in this mode and will be three-stated. table 16-1. specification of 6312khz clock signal at input port frequency 6312khz signal format sinusoidal wave alarm condition alarm should not be occurred against the amplitude ranged -16dbm to +3dbm 16.2 transmit 6312khz synchronization interface operation on the transmit interface, a nominally 50% duty cycle, 6312khz square wave at st andard logic levels is available from the pll_out pin. in normal operation, the tclko pin will output the same signal. however, if remote loopback is enabled then tcl ko will be replaced with the recovered receive clock. see figure 3-1 . the g.703 requirements for the 6312khz transmitted signal are shown in table 16-2 . the user must provide an external circuit to conv ert the tclko or pll_out signal to the level and impedance required by g.703. the rser and ts_8k-4 pins are ignored in this mode. ttip and tring will be three-stated in this mode. table 16-2. specification of 6312khz clock signal frequency 6312khz load impedance 75 resistive transmission media coaxial pair cable amplitude 0dbm 3dbm downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 103 of 129 17. jtag boundary scan archi tecture and test access port the ds26504 supports the standard ieee 1149.1 inst ruction codes sample/preload, bypass, and extest. optional public instru ctions included are highz, clamp, and idcode. the ds26504 contains the following as required by ieee 1149.1 st andard test access port and boundary scan architecture: test access port (tap) tap controller instruction register bypass register boundary scan register device identification register details on boundary scan architecture and the test access port can be found in ieee 1149.1-1990, ieee 1149.1a-1993, and ieee 1149.1b-1994. the test access port has th e necessary interface pins: jtrst , jtclk, jtms, jtdi, and jtdo. see the pin descriptions for details. figure 17-1. jtag functional block diagram jtdi jtms jtclk j trst jtdo test access port controller v dd v dd v dd boundry scan register bypass register instruction register identification register mux select output enable 10k 10k 10k downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 104 of 129 tap controller state machine the tap controller is a finite stat e machine that responds to the logic level at jtms on the rising edge of jtclk. see figure 17-2 . test-logic-reset upon power-up, the tap controlle r is in the test-logic-reset state. th e instruction regist er contains the idcode instruction. all system logi c of the device operates normally. run-test-idle the run-test-idle is used between scan operations or during specific te sts. the instruction register and test registers remain idle. select-dr-scan all test registers retain their previous state. with jtms low, a rising edge of jtclk moves the controller into the capture-dr state and initiates a scan sequence. jtms hi gh during a rising edge on jtclk moves the controller to the select-ir-scan state. capture-dr data can be parallel-loaded into the test-data registers selected by the current instruction. if the instruction does not call for a parallel load or the sele cted register does not allow parallel loads, the test register remains at its current value. on the rising edge of jtclk, the controller goes to the shift-dr state if jtms is low, or it goes to the exit1-dr state if jtms is high. shift-dr the test-data register selected by the current instru ction is connected between jtdi and jtdo and shifts data one stage toward its serial output on each rising edge of jtclk. if a test register selected by the current instruction is not placed in the seri al path, it maintains its previous state. exit1-dr while in this state, a rising edge on jtclk puts the c ontroller in the update-dr state, which terminates the scanning process, if jtms is high. a rising e dge on jtclk with jtms low puts the controller in the pause-dr state. pause-dr shifting of the test registers is halted while in this state. all test registers selected by the current instruction retain their previous state. the controlle r remains in this state while jtms is low. a rising edge on jtclk with jtms high puts th e controller in the exit2-dr state. exit2-dr a rising edge on jtclk with jtms high while in this state puts the controller in the update-dr state and terminates the scanning process. a rising edge on jtclk with jtms low enters the shift-dr state. update-dr a falling edge on jtclk while in the update-dr state latc hes the data from the shift register path of the test registers into the data output latches. this prev ents changes at the parallel output due to changes in the shift register. downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 105 of 129 select-ir-scan all test registers retain their previo us state. the instruction register remains unchanged during this state. with jtms low, a rising edge on jtclk moves the co ntroller into the capture-ir state and initiates a scan sequence for the instruction register. jtms hi gh during a rising edge on jtclk puts the controller back into the test-logic-reset state. capture-ir the capture-ir state is used to load the shift register in the instructi on register with a fixed value. this value is loaded on the rising e dge of jtclk. if jtms is high on the rising edge of jtclk, the controller enters the exit1-ir state. if jtms is low on the rising edge of jtclk, the controller enters the shift-ir state. shift-ir in this state, the shift register in the instruction register is connected between jt di and jtdo and shifts data one stage for every rising edge of jtclk toward the serial output. the parallel register and all test registers remain at their previous states. a rising edge on jtclk with jtms hi gh moves the controller to the exit1-ir state. a rising edge on jtclk with jtms low keeps the controller in the shift-ir state while moving data one stage thoroug h the instruction shift register. exit1-ir a rising edge on jtclk with jtms low puts the contro ller in the pause-ir state. if jtms is high on the rising edge of jtclk, the controller enters the update-ir state and terminates the scanning process. pause-ir shifting of the instruction shift register is halted temporarily. with jtms high, a rising edge on jtclk puts the controller in the exit2-ir state. the controll er remains in the pause-ir state if jtms is low during a rising edge on jtclk. exit2-ir a rising edge on jtclk with jtms low puts the controll er in the update-ir stat e. the controller loops back to shift-ir if jtms is high during a rising edge of jtclk in this state. update-ir the instruction code shifted into the instruction shif t register is latched into the parallel output on the falling edge of jtclk as the controller enters this state. once latched, this instruction becomes the current instruction. a rising edge on jtclk with jt ms low puts the controller in the run-test-idle state. with jtms high, the controlle r enters the select-dr-scan state. downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 106 of 129 figure 17-2. tap controller state diagram 10 0 1 11 1 11 1 1 11 1 1 00 0 00 1 0 0 0 0 1 1 0 0 0 0 select dr-scan capture dr shift dr exit dr pause dr exit2 dr update dr select ir-scan capture ir shift ir exit ir pause ir exit2 ir update ir test logic reset run test/ idle 0 downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 107 of 129 17.1 instruction register the instruction register contains a shift register as well as a latched parallel output and is 3 bits in length. when the tap controller enters the shift-ir state, the instruction shift regist er is connected between jtdi and jtdo. while in the shift-ir state, a risi ng edge on jtclk with jtms low shifts the data one stage toward the serial output at jtdo. a rising e dge on jtclk in the exit1-ir state or the exit2-ir state with jtms high moves the cont roller to the update-ir state. th e falling edge of that same jtclk will latch the data in the instruction shift register to the instruction parallel output. table 17-1. instruction codes for ieee 1149.1 architecture instruction selected regi ster instruction codes sample/preload boundary scan 010 bypass bypass 111 extest boundary scan 000 clamp bypass 011 highz bypass 100 idcode device identification 001 sample/preload this is a mandatory instruction for the ieee 1149.1 specification that supports two functions. the digital i/os of the device can be sampled at the boundary s can register without inte rfering with the normal operation of the device by using th e capture-dr state. sample/prel oad also allows the device to shift data into the boundary scan register via jtdi using the shift-dr state. bypass when the bypass instruction is la tched into the parallel instruction register, jtdi connects to jtdo through the one-bit bypass test register. this allows data to pass from jtdi to jtdo not affecting the devices normal operation. extest this allows testing of all interconnections to the devi ce. when the extest instruction is latched in the instruction register, the following actions occur. once enabled via the update-ir state, the parallel outputs of all digital output pins ar e driven. the boundary scan register is connected be tween jtdi and jtdo. the capture-dr samples all digital inputs into the boundary scan register. clamp all digital outputs of the device will output data from the boundary scan parallel out put while connecting the bypass register between jtdi an d jtdo. the outputs will not chan ge during the clamp instruction. highz all digital outputs of the device will be placed in a high-impedance state. the bypass register is connected between jtdi and jtdo. downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 108 of 129 idcode when the idcode instruction is latched into the pa rallel instruction register, the identification test register is selected. the device identification code will be loaded into the identification register on the rising edge of jtclk following entry into the captu re-dr state. shift-dr can be used to shift the identification code out serially via jtdo. during test-logic-reset, the identification code is forced into the instruction registers parallel output. the id code will always ha ve a 1 in the lsb position. the next 11 bits identify the manufacturers jedec number and number of continuation bytes followed by 16 bits for the device and 4 bits for the version table 17-2 . table 17-3 lists the device id codes. table 17-2. id code structure msb lsb version contact factory device id jedec 1 4 bits 16 bits 00010100001 1 table 17-3. device id codes device 16-bit id ds26502 0035h ds26503 0036h ds26504 0034h 17.2 test registers ieee 1149.1 requires a minimum of two te st registers: the bypa ss register and the boundary scan register. an optional test register has been included w ith the ds26504 design. this test register is the identification register and is used with the idcode instruction and the test-log ic-reset state of the tap controller. 17.3 boundary scan register this register contains both a shift register path and a latched parallel output for all control cells and digital i/o cells and is n bits in length. see table 17-4 for the cell bit locations and definitions. 17.4 bypass register this is a single 1-bit shift register used with the bypass, clamp, and highz instructions that provides a short path between jtdi and jtdo. 17.5 identification register the identification register contains a 32-bit shift register and a 32-bit la tched parallel output . this register is selected during the idcode instru ction and when the tap controller is in the test-logi c-reset state. downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 109 of 129 table 17-4. boundary scan control bits cell # name type control cell 0 ad1 output3 1 1 ad1_7_ctrl controlr 2 ad0 output3 3 3 ad0_ctrl controlr 4 wr_rw observe_only 5 rd_ds observe_only 6 cs observe_only 7 bis1 observe_only 8 bis0 observe_only 9 bts observe_only 10 thze observe_only 11 tmode1 observe_only 12 tmode2 observe_only 13 pll_clk observe_only 14 int output3 15 15 int_ctrl controlr 16 tstrst observe_only 17 rlos observe_only 18 tcss1 observe_only 19 rlof_cce observe_only 20 rais observe_only 21 rser observe_only 22 out_400hz observe_only 23 rs_8k observe_only 24 rclk observe_only 25 ts_8k_4 output3 26 26 ts_8k_4_ctrl controlr 27 tser observe_only 28 tposo observe_only downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 110 of 129 cell # name type control cell 29 tnego observe_only 30 tclko observe_only 31 tclk observe_only 32 ale_a7 observe_only 33 a6 observe_only 34 a5 observe_only 35 a4 observe_only 36 a3 observe_only 37 a2 observe_only 38 a1 observe_only 39 a0 observe_only 40 ad7 output3 1 41 ad6 output3 1 42 ad5 output3 1 43 ad4 output3 1 44 ad3 output3 1 45 ad2 output3 1 downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 111 of 129 18. functional timing diagrams 18.1 processor interface 18.1.1 parallel port mode see the ac timing section. 18.1.2 spi serial port mode figure 18-1. spi serial port access, read mode, cpol = 0, cpha = 0 1 a7 0 0 0 0 0 0 d7 d6 d5 d4 d3 d2 d1 d0 lsb msb lsb msb sck c s mosi miso b a6 a5 a4 a3 a2 a1 lsb msb a0 figure 18-2. spi serial port access, read mode, cpol = 1, cpha = 0 sck c s 1 a7 0 0 0 0 0 0 d7 d6 d5 d4 d3 d2 d1 d0 lsb msb lsb msb mosi miso b a6 a5 a4 a3 a2 a1 lsb msb a0 figure 18-3. spi serial port access, read mode, cpol = 0, cpha = 1 sck c s 1 a7 0 0 0 0 0 0 d7 d6 d5 d4 d3 d2 d1 d0 lsb msb lsb msb mosi miso b a6 a5 a4 a3 a2 a1 lsb msb a0 downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 112 of 129 figure 18-4. spi serial port access, read mode, cpol = 1, cpha = 1 sck c s 1 a7 0 0 0 0 0 0 d7 d6 d5 d4 d3 d2 d1 d0 lsb msb lsb msb mosi miso b a6 a5 a4 a3 a2 a1 lsb msb a0 figure 18-5. spi serial port access, write mode, cpol = 0, cpha = 0 0 0 lsb msb sck c s mosi miso d7 d6 d5 d4 d3 d2 d1 d0 lsb msb a4 a3 a2 a1 a0 lsb msb 0 0 0 0 0 a7 a6 a5 b figure 18-6. spi serial port access, write mode, cpol = 1, cpha = 0 sck c s 0 0 lsb msb mosi miso d7 d6 d5 d4 d3 d2 d1 d0 lsb msb a4 a3 a2 a1 a0 lsb msb 0 0 0 0 0 a7 a6 a5 b downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 113 of 129 figure 18-7. spi serial port access, write mode, cpol = 0, cpha = 1 sck c s 0 0 lsb msb mosi miso d7 d6 d5 d4 d3 d2 d1 d0 lsb msb a 4 a 3 a 2 a 1 a 0 lsb msb 0 0 0 0 0 a 7 a 6 a 5 b figure 18-8. spi serial port access, write mode, cpol = 1, cpha = 1 sck c s 0 0 lsb msb mosi miso d7 d6 d5 d4 d3 d2 d1 d0 lsb msb a 4 a 3 a 2 a 1 a 0 lsb msb 0 0 0 0 0 a 7 a 6 a 5 b downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 114 of 129 19. operating parameters absolute maximum ratings voltage range on any pin relative to ground-1.0v to +6.0v operating temperature range for ds 26504l0c to +70c operating temperature range for ds 26504ln-40c to +85c ( note 1 ) storage temperature range ...-55c to +125c soldering temperature..see ipc/jedec j-std-20 specification this is a stress rating only and functional oper ation of the device at these or any ot her conditions above t hose indicated in t he operation sections of this specification is not implied. exposure to absolute maximum rating co nditions for extended periods of time can affect reliability. note 1: specifications to -40 c are guaranteed by design (gbd) and not production tested. table 19-1. thermal characteristics parameter min typ max notes ambient temperature 85c 2 junction temperature 125c theta-ja ( ja ) in still air 45.3c/w 3 table 19-2. theta-ja ( ja ) vs. airflow forced air (meters per second) theta-ja ( ja ) 0 45.3c/w 1 37.2c/w 2.5 34.4c/w note 2: the package is mounted on a four-layer jedec standard test board. note 3: theta-ja ( ja ) is the junction-to-ambient thermal resi stance, when the package is mounted on a four-layer jedec standard test board. table 19-3. recommended dc operating conditions (t a = 0c to +70c for ds26504l; t a = -40c to +85c for ds26504ln.) parameter symbol min typ max units notes logic 1 v ih 2.0 5.5 v 4 logic 0 v il -0.3 +0.8 v 4 supply v dd 3.135 3.3 3.465 v 5 note 3: guaranteed by design (gbd). note 4: applies to rvdd, tvdd, and dvdd. table 19-4. capacitance (t a = +25c) parameter symbol min typ max units notes input capacitance c in 5 pf output capacitance c out 7 pf downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 115 of 129 table 19-5. dc characteristics (v dd = 3.3v 5%, t a = 0c to +70c for ds26504l; v dd = 3.3v 5%, t a = -40c to +85c for ds26504ln.) parameter symbol min typ max units notes supply current i dd 150 ma input leakage i il -1.0 +1.0 a 6 output leakage i lo 1.0 a 7 output current (2.4v) i oh -1.0 ma output current (0.4v) i ol +4.0 ma note 6: 0.0v < v in < v dd note 7: applied to int when three-stated. downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 116 of 129 20. ac timing parameters and diagrams capacitive test loads are 40pf for bus signals and 20pf for all others. 20.1 multiplexed bus table 20-1. ac characteristics, multiplexed parallel port (v dd = 3.3v 5%, t a = 0c to +70c for ds26504l; v dd = 3.3v 5%, t a = -40c to +85c for ds26504ln.) (note 1) ( figure 20- 1 , figure 20- 2 , and figure 20- 3 ) parameter symbol min typ max units notes cycle time t cyc 200 ns pulse width, ds low or rd high pw el 100 ns pulse width, ds high or rd low pw eh 100 ns input rise/fall times t r , t f 20 ns r/ w hold time t rwh 10 ns r/ w setup time before ds high t rws 50 ns cs setup time before ds , wr , or rd active t cs 20 ns cs hold time t ch 0 ns read data hold time t dhr 10 50 ns write data hold time t dhw 5 ns muxed address valid to as or ale fall t asl 15 ns muxed address hold time t ahl 10 ns delay time ds , wr , or rd to as or ale rise t asd 20 ns pulse width as or ale high pw ash 30 ns delay time, as or ale to ds , wr , or rd t ased 10 ns output data delay time from ds or rd t ddr 80 ns data setup time t dsw 50 ns note 1: the timing parameters in this tabl e are guaranteed by design (gbd). downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 117 of 129 figure 20-1. intel bus read timi ng (bts = 0 / bis[1:0] = 00) ash pw t cyc t asd t asd pw pw eh el t t t t t t ahl ch cs asl ased cs ad0-ad7 dhr t ddr ale rd wr figure 20-2. intel bus write ti ming (bts = 0 / bis[1:0] = 00) ash pw t cyc t asd t asd pw pw eh el t t t t t t t ahl dsw dhw ch cs asl ased cs ad0-ad7 rd wr ale downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 118 of 129 figure 20-3. motorola bus timing (bts = 1 / bis[1:0] = 00) t a sd a sh pw t t a sl a hl t cs t a sl t t t dsw dhw t ch t t t ddr dhr rwh t a sed pw eh t rws a hl pw el t cyc a s d s a d0-ad7 (write) a d0-ad7 (read) r / w c s a 8 & a9 downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 119 of 129 20.2 nonmultiplexed bus table 20-2. ac characteristics, nonmultiplexed parallel port (v dd = 3.3v 5%, t a = 0c to +70c for ds26504l; v dd = 3.3v 5%, t a = -40c to +85c for ds26504ln.) (note 1) ( figure 20- 4 , figure 20- 5 , figure 20- 6 , and figure 20- 7 ) parameter symbol min typ max units notes setup time for a0 to a7, valid to cs active t1 0 ns setup time for cs active to either rd , wr , or ds active t2 0 ns delay time from either rd or ds active to data valid t3 75 ns hold time from either rd , wr , or ds inactive to cs inactive t4 0 ns hold time from cs inactive to data bus three-state t5 5 20 ns wait time from either wr or ds activate to latch data t6 75 ns data setup time to either wr or ds inactive t7 10 ns data hold time from either wr or ds inactive t8 10 ns address hold from either wr or ds inactive t9 10 ns note 1: the timing parameters in this tabl e are guaranteed by design (gbd). downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 120 of 129 figure 20-4. intel bus read ti ming (bts = 0 / bis[1:0] = 01) a ddress valid data valid a 0 to a7 d0 to d7 w r c s r d 0ns min 0ns min 75ns max 0ns min 5ns min/20ns max t1 t2 t3 t4 t5 figure 20-5. intel bus write ti ming (bts = 0 / bis[1:0] = 01) address valid a0 to a7 d0 to d7 r d c s w r 0ns min 0ns min 75ns min 0ns min 10ns min 10ns min t1 t2 t6 t4 t7 t8 downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 121 of 129 figure 20-6. motorola bus read timing (bts = 1 / bis[1:0] = 01) address valid data valid a0 to a7 d0 to d7 r/ w c s d s 0ns min. 0ns min. 75ns max. 0ns min. 5ns min. / 20ns max. t1 t2 t3 t4 t5 figure 20-7. motorola bus write timing (bts = 1 / bis[1:0] = 01) address valid a0 to a7 d0 to d7 r/ w c s d s 0ns min. 0ns min. 75ns min. 0ns min. 10ns min. 10ns min. t1 t2 t6 t4 t7 t8 downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 122 of 129 20.3 serial bus table 20-3. ac characteristics, serial bus (v dd = 3.3v 5%, t a = 0c to +70c for ds26504l; v dd = 3.3v 5%, t a = -40c to +85c for ds26504ln.) (note 1) ( figure 20- 8 and figure 20- 9 ) characteristic (note 3) symbol min max units diagram number (note 2) operating frequency slave f bus(s) 10 mhz 1 cycle time: slave t cyc(s) 100 ns 2 enable lead time t lead(s) 15 ns 3 enable lag time t lag(s) 15 ns 4 clock (clk) high time slave t clkh(s) 50 ns 5 clock (clk) low time slave t clkl(s) 50 ns 6 data setup time (inputs) slave t su(s) 5 ns 7 data hold time (inputs) slave t h(s) 15 ns cpha = 0 t a(cp0) 0 40 8 access time, slave (note 4) cpha = 1 t a(cp1) 0 20 ns 9 disable time, slave (note 5) t dis(s) 25 ns 10 data valid time, after enable edge slave (note 6) t v(s) 40 ns 11 data hold time, outputs, after enable edge slave t hd(s) 5 ns note 1: the timing parameters in this tabl e are guaranteed by design (gbd). note 2: numbers refer to dimensions in figure 20-8 and figure 20-9 . note 3: all timing is shown with respect to 20% v dd and 70% v dd , unless otherwise noted. 100pf load on all spi pins. note 4: time to data active fro m high-impedance state. note 5: hold time to high-impedance state. note 6: with 100pf on all spi pins. downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 123 of 129 figure 20-8. spi interface timing diagram, cpha = 0, bis[1:0] = 10 msb lsb bits 6-1 slave msb slave lsb bits 6-1 2 1 3 4 4 5 5 6 7 8 9 11 11 10 note cs input clk input cpol = 0 clk input cpol = 1 miso input mosi output note: not defined, but usually msb of character just received. figure 20-9. spi interface timing diagram, cpha = 1, bis[1:0] = 10 msb lsb bits 6-1 slave lsb slave msb bits 6-1 2 1 3 4 4 5 5 9 11 note cs input clk input cpol = 0 clk input cpol = 1 miso output mosi input 6 7 10 8 10 note: not defined, but usually lsb of character previously transmitted downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 124 of 129 20.4 receive side ac characteristics table 20-4. receive side ac characteristics (v dd = 3.3v 5%, t a = 0c to +70c for ds26504l; v dd = 3.3v 5%, t a = -40c to +85c for ds26504ln.) (note 1) ( figure 20-1 0 ) parameter symbol min typ max units notes 488 ns 2 648 ns 3 15.6 s 4 rclk period t cp 158.4 ns 5 t ch 200 ns 6 t cl 200 ns 6 t ch 4 rclk pulse width t cl 4 t ch 150 ns 7 t cl 150 ns 7 t ch 4 rclk pulse width t cl 4 rclk to rser delay t d1 20 ns rclk to rs_8k, 400hz delay t d2 50 ns 2, 3, 4 note 1: the timing parameters in this tabl e are guaranteed by design (gbd). note 2: e1 mode. note 3: t1 or j1 mode. note 4: 64kcc mode. note 5: 6312khz mode. note 6: jitter attenuator enabled in the receive path. note 7: jitter attenuator disabled or enabled in the transmit path. downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 125 of 129 figure 20-10. receive timingt1, e1, 64kcc mode t d1 t d2 rser rs_8k 1 rclk e1 = msb of channel 1 t1 = f-bit t d2 rs_8k 2 t d2 400hz 3 notes: 1) rs_8k output in t1 or e1 mode. 2) rs_8k output in 64kcc mode. 3) 400hz output active only in 64kcc mode, high impedance in all other modes . downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 126 of 129 20.5 transmit side ac characteristics table 20-5. transmit side ac characteristics ( v dd = 3.3v 5%, t a = -40c to +85c.) (note 1) ( figure 20-1 1 ) parameter symbol min typ max units notes 488 ns 2 648 ns 3 15.6 s 4 tclk period t cp 158.4 ns 5 t ch 75 ns tclk pulse width t cl 75 ns tclk rise and fall times t r , t f 25 ns tx clock setup to tser, ts_8k_4 t su 20 ns 6, 7 delay tx clock to ts_8k_4 t d2 50 ns 7, 8 delay tclk to pll_out, tx clock t d3 20 ns 7, 9 delay tclko to tposo and tnego t dd 50 ns note 1: the timing parameters in this tabl e are guaranteed by design (gbd). note 2: e1 mode. note 3: t1 or j1 mode. note 4: 64kcc mode. note 5: 6312khz mode. note 6: ts_8k_4 in input mode. note 7: tx clock is an internal signal. note 8: ts_8k_4 in output mode. note 9: tx clock is an internal signal that samples ts er and ts_8k_4 when ts_8k _4 is in input mode. downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 127 of 129 figure 20-11. transmit timingt1, e1, 64kcc mode tser ts_8k_4 1 t d2 t hd t su ts_8k_4 2 t su t f t r tclk t t cl t ch cp tx clock 3 pll_out t d3 rclk, ja clock 4 (refer to the transmit pll block diagram, 3-3 .) note 1: ts_8k_4 in output mode. note 2: ts_8k_4 in input mode. note 3: tx clock is the interna l clock that drives the transmit section. the source of this signal depends on the conf iguration of the transmit pll. if tx clock is generated by the transmit pll (conversion from another clock rate) then the user should output that signal on the pll_out pin and use that signal to reference tser and ts_8k_4 if ts_8k_4 is in the input mode. note 4: rclk (the recovered line clock) and ja clock (an internal clock derived from mclk) may be selected as the source for the transmit pll or used unconverted for tx clock. downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 128 of 129 21. revision history revision date description pages changed 070105 new product release. 081105 corrected the polarity of the tais pin when operating in hardware mode. 19, 29 101805 changed section 13.4 to read 2.048 x 2 n (where n = 1 to 3) instead of 2.048 x n (where n = 1 to 4). 020906 section 13.3.1 , section 13.3.2 , sr1 bits 1 and 2 : clarified the open circuit and short circuit wording. figure 13-1: corrected the capacitor value from 1 f to 10 f. replaced figure 13-4 and 13-5 (added ta ble 13-1 and table 13-2) to show two different types of recommended protection circuit interfaces. added package drawing link to package information section, along with updated package drawing. removed reference to e1rcr and e1tcr b it 3 (this bit functionality has been moved to the mcreg). 48 053107 replaced figure 13-4 and figure 13-5 to show 10 f cap on ttip. 92, 93 100507 in the absolute maximum ratings (section 19), added note 1: specifications at -40 c are guaranteed by design gbd and not production tested. to operating temp range for ds26504ln. renumbered notes for table 19-1 to table 19-5. 113, 114 clarified ritd and titd descriptions. 16, 17 for e1ts description, changed 0 = 120 and 1 = 75 to 0 = 75 and 1 = 120 . 19 121707 corrected note 2 in the lic1[7:5] register description to include tt2 along with tt0 and tt1. 84 042208 in section 13, corrected the wording to clearly indicate that different transformers are required for t1, j1, e1, and 6312khz modes and for 64kcc mode. 79 072308 in table 7-2, changed address 21 and 22 from to sr5 and imr5; added bit 4 (sr5) to iir. 32, 39 downloaded from: http:///
ds26504 t1/e1/j1/64kcc bits element 129 of 129 maxim/dallas semiconductor cannot assume res ponsibility for use of any circuitry other than circuitry entirely embodied in a ma xim/dallas semiconductor product. no circuit patent licenses are implied. maxi m/dallas semiconductor reserves the right to change the circuitry and specifications without notice at any time. maxim integrated products, 120 san gabriel drive, sunnyvale, ca 94086 408-737-7600 ? 2008 maxim integrated products the maxim logo is a registered trademark of maxim integrated products, inc. the dallas logo is a registered trademark of dallas semiconductor. 22. package information (the package drawing(s) in this data sheet may not reflect the most current specifications. the package number provided for each package is a link to the latest package outline information.) 22.1 64-pin lqfp ( 56-g4019-001 ) downloaded from: http:///

▲Up To Search▲

Price & Availability of DS26504LNB2

	To Download DS26504LNB2 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .